Commit | Line | Data |
---|---|---|
ef79bbde P |
1 | /*************************************************************************** |
2 | * Copyright (C) 2007 Ryan Schultz, PCSX-df Team, PCSX team * | |
3 | * * | |
4 | * This program is free software; you can redistribute it and/or modify * | |
5 | * it under the terms of the GNU General Public License as published by * | |
6 | * the Free Software Foundation; either version 2 of the License, or * | |
7 | * (at your option) any later version. * | |
8 | * * | |
9 | * This program is distributed in the hope that it will be useful, * | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of * | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * | |
12 | * GNU General Public License for more details. * | |
13 | * * | |
14 | * You should have received a copy of the GNU General Public License * | |
15 | * along with this program; if not, write to the * | |
16 | * Free Software Foundation, Inc., * | |
17 | * 51 Franklin Street, Fifth Floor, Boston, MA 02111-1307 USA. * | |
18 | ***************************************************************************/ | |
19 | ||
20 | /* | |
21 | * R3000A CPU functions. | |
22 | */ | |
23 | ||
24 | #include "r3000a.h" | |
25 | #include "cdrom.h" | |
26 | #include "mdec.h" | |
27 | #include "gte.h" | |
61ad2a61 | 28 | #include "psxinterpreter.h" |
ef79bbde P |
29 | |
30 | R3000Acpu *psxCpu = NULL; | |
41e82ad4 | 31 | #ifdef DRC_DISABLE |
ef79bbde | 32 | psxRegisters psxRegs; |
41e82ad4 | 33 | #endif |
ef79bbde P |
34 | |
35 | int psxInit() { | |
7a8d521f | 36 | SysPrintf(_("Running PCSX Version %s (%s).\n"), PCSX_VERSION, __DATE__); |
ef79bbde | 37 | |
41e82ad4 | 38 | #ifndef DRC_DISABLE |
ef79bbde P |
39 | if (Config.Cpu == CPU_INTERPRETER) { |
40 | psxCpu = &psxInt; | |
41 | } else psxCpu = &psxRec; | |
42 | #else | |
61ad2a61 | 43 | Config.Cpu = CPU_INTERPRETER; |
ef79bbde P |
44 | psxCpu = &psxInt; |
45 | #endif | |
46 | ||
47 | Log = 0; | |
48 | ||
49 | if (psxMemInit() == -1) return -1; | |
50 | ||
51 | return psxCpu->Init(); | |
52 | } | |
53 | ||
54 | void psxReset() { | |
ef79bbde P |
55 | psxMemReset(); |
56 | ||
57 | memset(&psxRegs, 0, sizeof(psxRegs)); | |
58 | ||
59 | psxRegs.pc = 0xbfc00000; // Start in bootstrap | |
60 | ||
61 | psxRegs.CP0.r[12] = 0x10900000; // COP0 enabled | BEV = 1 | TS = 1 | |
62 | psxRegs.CP0.r[15] = 0x00000002; // PRevID = Revision ID, same as R3000A | |
63 | ||
d5aeda23 | 64 | psxCpu->ApplyConfig(); |
c24732c0 | 65 | psxCpu->Reset(); |
66 | ||
ef79bbde P |
67 | psxHwReset(); |
68 | psxBiosInit(); | |
69 | ||
7b75929b | 70 | BiosLikeGPUSetup(); // a bit of a hack but whatever |
71 | ||
72 | BiosBooted = FALSE; | |
73 | if (!Config.HLE) { | |
ef79bbde | 74 | psxExecuteBios(); |
7b75929b | 75 | if (psxRegs.pc == 0x80030000 && !Config.SlowBoot) |
76 | BiosBootBypass(); | |
77 | } | |
ef79bbde P |
78 | |
79 | #ifdef EMU_LOG | |
80 | EMU_LOG("*BIOS END*\n"); | |
81 | #endif | |
82 | Log = 0; | |
83 | } | |
84 | ||
85 | void psxShutdown() { | |
ef79bbde P |
86 | psxBiosShutdown(); |
87 | ||
88 | psxCpu->Shutdown(); | |
7a8d521f | 89 | |
90 | psxMemShutdown(); | |
ef79bbde P |
91 | } |
92 | ||
6d75addf | 93 | // cp0 is passed separately for lightrec to be less messy |
94 | void psxException(u32 code, u32 bd, psxCP0Regs *cp0) { | |
4cc373dd | 95 | psxRegs.code = PSXMu32(psxRegs.pc); |
943a507a | 96 | |
97 | if (!Config.HLE && ((((psxRegs.code) >> 24) & 0xfe) == 0x4a)) { | |
665e364a | 98 | // "hokuto no ken" / "Crash Bandicot 2" ... |
99 | // BIOS does not allow to return to GTE instructions | |
100 | // (just skips it, supposedly because it's scheduled already) | |
62656449 | 101 | // so we execute it here |
6d75addf | 102 | psxCP2Regs *cp2 = (void *)(cp0 + 1); |
103 | psxCP2[psxRegs.code & 0x3f](cp2); | |
665e364a | 104 | } |
105 | ||
ef79bbde | 106 | // Set the Cause |
6d75addf | 107 | cp0->n.Cause = (cp0->n.Cause & 0x300) | code; |
ef79bbde P |
108 | |
109 | // Set the EPC & PC | |
110 | if (bd) { | |
111 | #ifdef PSXCPU_LOG | |
112 | PSXCPU_LOG("bd set!!!\n"); | |
113 | #endif | |
6d75addf | 114 | cp0->n.Cause |= 0x80000000; |
115 | cp0->n.EPC = (psxRegs.pc - 4); | |
ef79bbde | 116 | } else |
6d75addf | 117 | cp0->n.EPC = (psxRegs.pc); |
ef79bbde | 118 | |
6d75addf | 119 | if (cp0->n.Status & 0x400000) |
ef79bbde P |
120 | psxRegs.pc = 0xbfc00180; |
121 | else | |
122 | psxRegs.pc = 0x80000080; | |
123 | ||
124 | // Set the Status | |
6d75addf | 125 | cp0->n.Status = (cp0->n.Status & ~0x3f) | ((cp0->n.Status & 0x0f) << 2); |
ef79bbde | 126 | |
ef79bbde P |
127 | if (Config.HLE) psxBiosException(); |
128 | } | |
129 | ||
130 | void psxBranchTest() { | |
131 | if ((psxRegs.cycle - psxNextsCounter) >= psxNextCounter) | |
132 | psxRcntUpdate(); | |
133 | ||
134 | if (psxRegs.interrupt) { | |
d014a471 | 135 | if ((psxRegs.interrupt & (1 << PSXINT_SIO))) { // sio |
d28b54b1 | 136 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_SIO].sCycle) >= psxRegs.intCycle[PSXINT_SIO].cycle) { |
137 | psxRegs.interrupt &= ~(1 << PSXINT_SIO); | |
ef79bbde P |
138 | sioInterrupt(); |
139 | } | |
140 | } | |
d28b54b1 | 141 | if (psxRegs.interrupt & (1 << PSXINT_CDR)) { // cdr |
142 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_CDR].sCycle) >= psxRegs.intCycle[PSXINT_CDR].cycle) { | |
143 | psxRegs.interrupt &= ~(1 << PSXINT_CDR); | |
ef79bbde P |
144 | cdrInterrupt(); |
145 | } | |
146 | } | |
d28b54b1 | 147 | if (psxRegs.interrupt & (1 << PSXINT_CDREAD)) { // cdr read |
148 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_CDREAD].sCycle) >= psxRegs.intCycle[PSXINT_CDREAD].cycle) { | |
149 | psxRegs.interrupt &= ~(1 << PSXINT_CDREAD); | |
480e570b | 150 | cdrPlayReadInterrupt(); |
ef79bbde P |
151 | } |
152 | } | |
d28b54b1 | 153 | if (psxRegs.interrupt & (1 << PSXINT_GPUDMA)) { // gpu dma |
154 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_GPUDMA].sCycle) >= psxRegs.intCycle[PSXINT_GPUDMA].cycle) { | |
155 | psxRegs.interrupt &= ~(1 << PSXINT_GPUDMA); | |
ef79bbde P |
156 | gpuInterrupt(); |
157 | } | |
158 | } | |
d28b54b1 | 159 | if (psxRegs.interrupt & (1 << PSXINT_MDECOUTDMA)) { // mdec out dma |
160 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_MDECOUTDMA].sCycle) >= psxRegs.intCycle[PSXINT_MDECOUTDMA].cycle) { | |
161 | psxRegs.interrupt &= ~(1 << PSXINT_MDECOUTDMA); | |
ef79bbde P |
162 | mdec1Interrupt(); |
163 | } | |
164 | } | |
d28b54b1 | 165 | if (psxRegs.interrupt & (1 << PSXINT_SPUDMA)) { // spu dma |
166 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_SPUDMA].sCycle) >= psxRegs.intCycle[PSXINT_SPUDMA].cycle) { | |
167 | psxRegs.interrupt &= ~(1 << PSXINT_SPUDMA); | |
ef79bbde P |
168 | spuInterrupt(); |
169 | } | |
170 | } | |
528ad661 | 171 | if (psxRegs.interrupt & (1 << PSXINT_MDECINDMA)) { // mdec in |
172 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_MDECINDMA].sCycle) >= psxRegs.intCycle[PSXINT_MDECINDMA].cycle) { | |
173 | psxRegs.interrupt &= ~(1 << PSXINT_MDECINDMA); | |
174 | mdec0Interrupt(); | |
175 | } | |
176 | } | |
57a757ce | 177 | if (psxRegs.interrupt & (1 << PSXINT_GPUOTCDMA)) { // gpu otc |
178 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_GPUOTCDMA].sCycle) >= psxRegs.intCycle[PSXINT_GPUOTCDMA].cycle) { | |
179 | psxRegs.interrupt &= ~(1 << PSXINT_GPUOTCDMA); | |
180 | gpuotcInterrupt(); | |
181 | } | |
182 | } | |
9f8b032d | 183 | if (psxRegs.interrupt & (1 << PSXINT_CDRDMA)) { // cdrom |
184 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_CDRDMA].sCycle) >= psxRegs.intCycle[PSXINT_CDRDMA].cycle) { | |
185 | psxRegs.interrupt &= ~(1 << PSXINT_CDRDMA); | |
186 | cdrDmaInterrupt(); | |
187 | } | |
188 | } | |
189 | if (psxRegs.interrupt & (1 << PSXINT_CDRLID)) { // cdr lid states | |
190 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_CDRLID].sCycle) >= psxRegs.intCycle[PSXINT_CDRLID].cycle) { | |
191 | psxRegs.interrupt &= ~(1 << PSXINT_CDRLID); | |
192 | cdrLidSeekInterrupt(); | |
193 | } | |
194 | } | |
2b30c129 | 195 | if (psxRegs.interrupt & (1 << PSXINT_SPU_UPDATE)) { // scheduled spu update |
196 | if ((psxRegs.cycle - psxRegs.intCycle[PSXINT_SPU_UPDATE].sCycle) >= psxRegs.intCycle[PSXINT_SPU_UPDATE].cycle) { | |
197 | psxRegs.interrupt &= ~(1 << PSXINT_SPU_UPDATE); | |
198 | spuUpdate(); | |
199 | } | |
200 | } | |
ef79bbde P |
201 | } |
202 | ||
203 | if (psxHu32(0x1070) & psxHu32(0x1074)) { | |
204 | if ((psxRegs.CP0.n.Status & 0x401) == 0x401) { | |
205 | #ifdef PSXCPU_LOG | |
206 | PSXCPU_LOG("Interrupt: %x %x\n", psxHu32(0x1070), psxHu32(0x1074)); | |
207 | #endif | |
208 | // SysPrintf("Interrupt (%x): %x %x\n", psxRegs.cycle, psxHu32(0x1070), psxHu32(0x1074)); | |
6d75addf | 209 | psxException(0x400, 0, &psxRegs.CP0); |
ef79bbde P |
210 | } |
211 | } | |
212 | } | |
213 | ||
214 | void psxJumpTest() { | |
215 | if (!Config.HLE && Config.PsxOut) { | |
216 | u32 call = psxRegs.GPR.n.t1 & 0xff; | |
217 | switch (psxRegs.pc & 0x1fffff) { | |
218 | case 0xa0: | |
219 | #ifdef PSXBIOS_LOG | |
220 | if (call != 0x28 && call != 0xe) { | |
221 | PSXBIOS_LOG("Bios call a0: %s (%x) %x,%x,%x,%x\n", biosA0n[call], call, psxRegs.GPR.n.a0, psxRegs.GPR.n.a1, psxRegs.GPR.n.a2, psxRegs.GPR.n.a3); } | |
222 | #endif | |
223 | if (biosA0[call]) | |
224 | biosA0[call](); | |
225 | break; | |
226 | case 0xb0: | |
227 | #ifdef PSXBIOS_LOG | |
228 | if (call != 0x17 && call != 0xb) { | |
229 | PSXBIOS_LOG("Bios call b0: %s (%x) %x,%x,%x,%x\n", biosB0n[call], call, psxRegs.GPR.n.a0, psxRegs.GPR.n.a1, psxRegs.GPR.n.a2, psxRegs.GPR.n.a3); } | |
230 | #endif | |
231 | if (biosB0[call]) | |
232 | biosB0[call](); | |
233 | break; | |
234 | case 0xc0: | |
235 | #ifdef PSXBIOS_LOG | |
236 | PSXBIOS_LOG("Bios call c0: %s (%x) %x,%x,%x,%x\n", biosC0n[call], call, psxRegs.GPR.n.a0, psxRegs.GPR.n.a1, psxRegs.GPR.n.a2, psxRegs.GPR.n.a3); | |
237 | #endif | |
238 | if (biosC0[call]) | |
239 | biosC0[call](); | |
240 | break; | |
241 | } | |
242 | } | |
243 | } | |
244 | ||
245 | void psxExecuteBios() { | |
7b75929b | 246 | int i; |
247 | for (i = 0; psxRegs.pc != 0x80030000 && i < 5000000; i++) | |
ef79bbde | 248 | psxCpu->ExecuteBlock(); |
7b75929b | 249 | if (psxRegs.pc == 0x80030000) |
250 | BiosBooted = TRUE; | |
251 | else | |
252 | SysPrintf("BIOS boot timeout - custom BIOS?\n"); | |
ef79bbde P |
253 | } |
254 |