Commit | Line | Data |
---|---|---|
ef79bbde P |
1 | /*************************************************************************** |
2 | * Copyright (C) 2007 Ryan Schultz, PCSX-df Team, PCSX team * | |
3 | * * | |
4 | * This program is free software; you can redistribute it and/or modify * | |
5 | * it under the terms of the GNU General Public License as published by * | |
6 | * the Free Software Foundation; either version 2 of the License, or * | |
7 | * (at your option) any later version. * | |
8 | * * | |
9 | * This program is distributed in the hope that it will be useful, * | |
10 | * but WITHOUT ANY WARRANTY; without even the implied warranty of * | |
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * | |
12 | * GNU General Public License for more details. * | |
13 | * * | |
14 | * You should have received a copy of the GNU General Public License * | |
15 | * along with this program; if not, write to the * | |
16 | * Free Software Foundation, Inc., * | |
17 | * 51 Franklin Street, Fifth Floor, Boston, MA 02111-1307 USA. * | |
18 | ***************************************************************************/ | |
19 | ||
20 | /* | |
21 | * Functions for PSX hardware control. | |
22 | */ | |
23 | ||
24 | #include "psxhw.h" | |
9a0a61d2 | 25 | #include "psxevents.h" |
ef79bbde P |
26 | #include "mdec.h" |
27 | #include "cdrom.h" | |
ddbaf678 | 28 | #include "gpu.h" |
ef79bbde P |
29 | |
30 | void psxHwReset() { | |
ef79bbde P |
31 | memset(psxH, 0, 0x10000); |
32 | ||
33 | mdecInit(); // initialize mdec decoder | |
34 | cdrReset(); | |
35 | psxRcntInit(); | |
f8896d18 | 36 | HW_GPU_STATUS = SWAP32(0x10802000); |
ef79bbde P |
37 | } |
38 | ||
a01b90c3 | 39 | void psxHwWriteIstat(u32 value) |
40 | { | |
6fb444d6 | 41 | u32 stat = psxHu16(0x1070) & value; |
a01b90c3 | 42 | psxHu16ref(0x1070) = SWAPu16(stat); |
43 | ||
44 | psxRegs.CP0.n.Cause &= ~0x400; | |
45 | if (stat & psxHu16(0x1074)) | |
46 | psxRegs.CP0.n.Cause |= 0x400; | |
47 | } | |
48 | ||
49 | void psxHwWriteImask(u32 value) | |
50 | { | |
51 | u32 stat = psxHu16(0x1070); | |
52 | psxHu16ref(0x1074) = SWAPu16(value); | |
6fb444d6 | 53 | if (stat & value) { |
a01b90c3 | 54 | //if ((psxRegs.CP0.n.SR & 0x401) == 0x401) |
55 | // log_unhandled("irq on unmask @%08x\n", psxRegs.pc); | |
9a0a61d2 | 56 | set_event(PSXINT_NEWDRC_CHECK, 1); |
a01b90c3 | 57 | } |
58 | psxRegs.CP0.n.Cause &= ~0x400; | |
59 | if (stat & value) | |
60 | psxRegs.CP0.n.Cause |= 0x400; | |
61 | } | |
62 | ||
20bfbac0 | 63 | #define make_dma_func(n) \ |
64 | void psxHwWriteChcr##n(u32 value) \ | |
65 | { \ | |
66 | if (value & SWAPu32(HW_DMA##n##_CHCR) & 0x01000000) \ | |
67 | log_unhandled("dma" #n " %08x -> %08x\n", HW_DMA##n##_CHCR, value); \ | |
68 | HW_DMA##n##_CHCR = SWAPu32(value); \ | |
69 | if (value & 0x01000000 && SWAPu32(HW_DMA_PCR) & (8u << (n * 4))) \ | |
70 | psxDma##n(SWAPu32(HW_DMA##n##_MADR), SWAPu32(HW_DMA##n##_BCR), value); \ | |
71 | } | |
72 | ||
73 | make_dma_func(0) | |
74 | make_dma_func(1) | |
75 | make_dma_func(2) | |
76 | make_dma_func(3) | |
77 | make_dma_func(4) | |
78 | make_dma_func(6) | |
79 | ||
a01b90c3 | 80 | void psxHwWriteDmaIcr32(u32 value) |
81 | { | |
82 | u32 tmp = value & 0x00ff803f; | |
83 | tmp |= (SWAPu32(HW_DMA_ICR) & ~value) & 0x7f000000; | |
84 | if ((tmp & HW_DMA_ICR_GLOBAL_ENABLE && tmp & 0x7f000000) | |
85 | || tmp & HW_DMA_ICR_BUS_ERROR) { | |
86 | if (!(SWAPu32(HW_DMA_ICR) & HW_DMA_ICR_IRQ_SENT)) | |
87 | psxHu32ref(0x1070) |= SWAP32(8); | |
88 | tmp |= HW_DMA_ICR_IRQ_SENT; | |
89 | } | |
90 | HW_DMA_ICR = SWAPu32(tmp); | |
91 | } | |
92 | ||
979b861b | 93 | void psxHwWriteGpuSR(u32 value) |
94 | { | |
c9f729d0 | 95 | u32 old_sr = HW_GPU_STATUS, new_sr; |
979b861b | 96 | GPU_writeStatus(value); |
97 | gpuSyncPluginSR(); | |
c9f729d0 | 98 | new_sr = HW_GPU_STATUS; |
99 | // "The Next Tetris" seems to rely on the field order after enable | |
100 | if ((old_sr ^ new_sr) & new_sr & SWAP32(PSXGPU_ILACE)) | |
101 | frame_counter |= 1; | |
979b861b | 102 | } |
103 | ||
104 | u32 psxHwReadGpuSR(void) | |
105 | { | |
f8896d18 | 106 | u32 v, c = psxRegs.cycle; |
979b861b | 107 | |
108 | // meh2, syncing for img bit, might want to avoid it.. | |
109 | gpuSyncPluginSR(); | |
bf58ac4c | 110 | v = SWAP32(HW_GPU_STATUS); |
f8896d18 | 111 | v |= ((s32)(psxRegs.gpuIdleAfter - c) >> 31) & PSXGPU_nBUSY; |
979b861b | 112 | |
113 | // XXX: because of large timeslices can't use hSyncCount, using rough | |
114 | // approximization instead. Perhaps better use hcounter code here or something. | |
bf58ac4c | 115 | if (hSyncCount < 240 && (v & PSXGPU_ILACE_BITS) != PSXGPU_ILACE_BITS) |
f8896d18 | 116 | v |= PSXGPU_LCF & (c << 20); |
979b861b | 117 | return v; |
118 | } | |
119 | ||
8496ee3e | 120 | u32 sio1ReadStat16(void) |
121 | { | |
122 | // Armored Core, F1 Link cable misdetection | |
123 | return 0xa0; | |
124 | } | |
125 | ||
ef79bbde | 126 | u8 psxHwRead8(u32 add) { |
20bfbac0 | 127 | u8 hard; |
128 | ||
129 | switch (add & 0xffff) { | |
130 | case 0x1040: hard = sioRead8(); break; | |
131 | case 0x1800: hard = cdrRead0(); break; | |
132 | case 0x1801: hard = cdrRead1(); break; | |
133 | case 0x1802: hard = cdrRead2(); break; | |
134 | case 0x1803: hard = cdrRead3(); break; | |
135 | ||
136 | case 0x1041: case 0x1042: case 0x1043: | |
137 | case 0x1044: case 0x1045: | |
138 | case 0x1046: case 0x1047: | |
139 | case 0x1048: case 0x1049: | |
140 | case 0x104a: case 0x104b: | |
141 | case 0x104c: case 0x104d: | |
142 | case 0x104e: case 0x104f: | |
143 | case 0x1050: case 0x1051: | |
144 | case 0x1054: case 0x1055: | |
145 | case 0x1058: case 0x1059: | |
146 | case 0x105a: case 0x105b: | |
147 | case 0x105c: case 0x105d: | |
148 | case 0x1100: case 0x1101: | |
149 | case 0x1104: case 0x1105: | |
150 | case 0x1108: case 0x1109: | |
151 | case 0x1110: case 0x1111: | |
152 | case 0x1114: case 0x1115: | |
153 | case 0x1118: case 0x1119: | |
154 | case 0x1120: case 0x1121: | |
155 | case 0x1124: case 0x1125: | |
156 | case 0x1128: case 0x1129: | |
157 | case 0x1810: case 0x1811: | |
158 | case 0x1812: case 0x1813: | |
159 | case 0x1814: case 0x1815: | |
160 | case 0x1816: case 0x1817: | |
161 | case 0x1820: case 0x1821: | |
162 | case 0x1822: case 0x1823: | |
163 | case 0x1824: case 0x1825: | |
164 | case 0x1826: case 0x1827: | |
165 | log_unhandled("unhandled r8 %08x @%08x\n", add, psxRegs.pc); | |
166 | // falthrough | |
167 | default: | |
168 | if (0x1f801c00 <= add && add < 0x1f802000) { | |
169 | u16 val = SPU_readRegister(add & ~1, psxRegs.cycle); | |
170 | hard = (add & 1) ? val >> 8 : val; | |
171 | break; | |
172 | } | |
173 | hard = psxHu8(add); | |
ef79bbde P |
174 | } |
175 | ||
20bfbac0 | 176 | //printf("r8 %08x %02x @%08x\n", add, hard, psxRegs.pc); |
ef79bbde P |
177 | return hard; |
178 | } | |
179 | ||
180 | u16 psxHwRead16(u32 add) { | |
181 | unsigned short hard; | |
182 | ||
20bfbac0 | 183 | switch (add & 0xffff) { |
184 | case 0x1040: hard = sioRead8(); break; | |
185 | case 0x1044: hard = sioReadStat16(); break; | |
186 | case 0x1048: hard = sioReadMode16(); break; | |
187 | case 0x104a: hard = sioReadCtrl16(); break; | |
188 | case 0x104e: hard = sioReadBaud16(); break; | |
8496ee3e | 189 | case 0x1054: hard = sio1ReadStat16(); break; |
20bfbac0 | 190 | case 0x1100: hard = psxRcntRcount0(); break; |
191 | case 0x1104: hard = psxRcntRmode(0); break; | |
192 | case 0x1108: hard = psxRcntRtarget(0); break; | |
193 | case 0x1110: hard = psxRcntRcount1(); break; | |
194 | case 0x1114: hard = psxRcntRmode(1); break; | |
195 | case 0x1118: hard = psxRcntRtarget(1); break; | |
196 | case 0x1120: hard = psxRcntRcount2(); break; | |
197 | case 0x1124: hard = psxRcntRmode(2); break; | |
198 | case 0x1128: hard = psxRcntRtarget(2); break; | |
199 | ||
200 | case 0x1042: | |
201 | case 0x1046: | |
202 | case 0x104c: | |
203 | case 0x1050: | |
204 | case 0x1058: | |
205 | case 0x105a: | |
206 | case 0x105c: | |
207 | case 0x1800: | |
208 | case 0x1802: | |
209 | case 0x1810: | |
210 | case 0x1812: | |
211 | case 0x1814: | |
212 | case 0x1816: | |
213 | case 0x1820: | |
214 | case 0x1822: | |
215 | case 0x1824: | |
216 | case 0x1826: | |
217 | log_unhandled("unhandled r16 %08x @%08x\n", add, psxRegs.pc); | |
218 | // falthrough | |
219 | default: | |
220 | if (0x1f801c00 <= add && add < 0x1f802000) { | |
221 | hard = SPU_readRegister(add, psxRegs.cycle); | |
222 | break; | |
223 | } | |
224 | hard = psxHu16(add); | |
ef79bbde P |
225 | } |
226 | ||
20bfbac0 | 227 | //printf("r16 %08x %04x @%08x\n", add, hard, psxRegs.pc); |
ef79bbde P |
228 | return hard; |
229 | } | |
230 | ||
231 | u32 psxHwRead32(u32 add) { | |
232 | u32 hard; | |
233 | ||
20bfbac0 | 234 | switch (add & 0xffff) { |
235 | case 0x1040: hard = sioRead8(); break; | |
236 | case 0x1044: hard = sioReadStat16(); break; | |
237 | case 0x1100: hard = psxRcntRcount0(); break; | |
238 | case 0x1104: hard = psxRcntRmode(0); break; | |
239 | case 0x1108: hard = psxRcntRtarget(0); break; | |
240 | case 0x1110: hard = psxRcntRcount1(); break; | |
241 | case 0x1114: hard = psxRcntRmode(1); break; | |
242 | case 0x1118: hard = psxRcntRtarget(1); break; | |
243 | case 0x1120: hard = psxRcntRcount2(); break; | |
244 | case 0x1124: hard = psxRcntRmode(2); break; | |
245 | case 0x1128: hard = psxRcntRtarget(2); break; | |
246 | case 0x1810: hard = GPU_readData(); break; | |
0c2126b9 | 247 | case 0x1814: hard = psxHwReadGpuSR(); break; |
20bfbac0 | 248 | case 0x1820: hard = mdecRead0(); break; |
249 | case 0x1824: hard = mdecRead1(); break; | |
250 | ||
251 | case 0x1048: | |
252 | case 0x104c: | |
253 | case 0x1050: | |
254 | case 0x1054: | |
255 | case 0x1058: | |
256 | case 0x105c: | |
257 | case 0x1800: | |
258 | log_unhandled("unhandled r32 %08x @%08x\n", add, psxRegs.pc); | |
259 | // falthrough | |
260 | default: | |
261 | if (0x1f801c00 <= add && add < 0x1f802000) { | |
262 | hard = SPU_readRegister(add, psxRegs.cycle); | |
263 | hard |= SPU_readRegister(add + 2, psxRegs.cycle) << 16; | |
264 | break; | |
265 | } | |
266 | hard = psxHu32(add); | |
ef79bbde | 267 | } |
20bfbac0 | 268 | //printf("r32 %08x %08x @%08x\n", add, hard, psxRegs.pc); |
ef79bbde P |
269 | return hard; |
270 | } | |
271 | ||
20bfbac0 | 272 | void psxHwWrite8(u32 add, u32 value) { |
273 | switch (add & 0xffff) { | |
274 | case 0x1040: sioWrite8(value); return; | |
275 | case 0x10f6: | |
276 | // nocash documents it as forced w32, but still games use this? | |
277 | break; | |
278 | case 0x1800: cdrWrite0(value); return; | |
279 | case 0x1801: cdrWrite1(value); return; | |
280 | case 0x1802: cdrWrite2(value); return; | |
281 | case 0x1803: cdrWrite3(value); return; | |
282 | case 0x2041: break; // "POST (external 7 segment display)" | |
283 | ||
284 | default: | |
285 | if (0x1f801c00 <= add && add < 0x1f802000) { | |
286 | log_unhandled("spu w8 %02x @%08x\n", value, psxRegs.pc); | |
287 | if (!(add & 1)) | |
288 | SPU_writeRegister(add, value, psxRegs.cycle); | |
ef79bbde | 289 | return; |
20bfbac0 | 290 | } |
291 | else | |
292 | log_unhandled("unhandled w8 %08x %08x @%08x\n", | |
293 | add, value, psxRegs.pc); | |
ef79bbde P |
294 | } |
295 | psxHu8(add) = value; | |
ef79bbde P |
296 | } |
297 | ||
20bfbac0 | 298 | void psxHwWrite16(u32 add, u32 value) { |
299 | switch (add & 0xffff) { | |
300 | case 0x1040: sioWrite8(value); return; | |
301 | case 0x1044: sioWriteStat16(value); return; | |
302 | case 0x1048: sioWriteMode16(value); return; | |
303 | case 0x104a: sioWriteCtrl16(value); return; | |
304 | case 0x104e: sioWriteBaud16(value); return; | |
305 | case 0x1070: psxHwWriteIstat(value); return; | |
306 | case 0x1074: psxHwWriteImask(value); return; | |
307 | case 0x1100: psxRcntWcount(0, value); return; | |
308 | case 0x1104: psxRcntWmode(0, value); return; | |
309 | case 0x1108: psxRcntWtarget(0, value); return; | |
310 | case 0x1110: psxRcntWcount(1, value); return; | |
311 | case 0x1114: psxRcntWmode(1, value); return; | |
312 | case 0x1118: psxRcntWtarget(1, value); return; | |
313 | case 0x1120: psxRcntWcount(2, value); return; | |
314 | case 0x1124: psxRcntWmode(2, value); return; | |
315 | case 0x1128: psxRcntWtarget(2, value); return; | |
316 | ||
317 | // forced write32: | |
318 | case 0x1088: // DMA0 chcr (MDEC in DMA) | |
319 | case 0x108c: psxHwWriteChcr0(value); return; | |
320 | case 0x1098: // DMA1 chcr (MDEC out DMA) | |
321 | case 0x109c: psxHwWriteChcr1(value); return; | |
322 | case 0x10a8: // DMA2 chcr (GPU DMA) | |
323 | case 0x10ac: psxHwWriteChcr2(value); return; | |
324 | case 0x10b8: // DMA3 chcr (CDROM DMA) | |
325 | case 0x10bc: psxHwWriteChcr3(value); return; | |
326 | case 0x10c8: // DMA4 chcr (SPU DMA) | |
327 | case 0x10cc: psxHwWriteChcr4(value); return; | |
328 | case 0x10e8: // DMA6 chcr (OT clear) | |
329 | case 0x10ec: psxHwWriteChcr6(value); return; | |
330 | case 0x10f4: psxHwWriteDmaIcr32(value); return; | |
331 | ||
332 | // forced write32 with no immediate effect: | |
333 | case 0x1014: | |
334 | case 0x1060: | |
335 | case 0x1080: | |
336 | case 0x1090: | |
337 | case 0x10a0: | |
338 | case 0x10b0: | |
339 | case 0x10c0: | |
340 | case 0x10d0: | |
341 | case 0x10e0: | |
342 | case 0x10f0: | |
343 | psxHu32ref(add) = SWAPu32(value); | |
344 | return; | |
345 | ||
346 | case 0x1800: | |
347 | case 0x1802: | |
348 | case 0x1810: | |
349 | case 0x1812: | |
350 | case 0x1814: | |
351 | case 0x1816: | |
352 | case 0x1820: | |
353 | case 0x1822: | |
354 | case 0x1824: | |
355 | case 0x1826: | |
356 | log_unhandled("unhandled w16 %08x @%08x\n", add, psxRegs.pc); | |
357 | break; | |
358 | ||
359 | default: | |
360 | if (0x1f801c00 <= add && add < 0x1f802000) { | |
361 | SPU_writeRegister(add, value, psxRegs.cycle); | |
ef79bbde | 362 | return; |
20bfbac0 | 363 | } |
364 | else if (0x1f801000 <= add && add < 0x1f801800) | |
365 | log_unhandled("unhandled w16 %08x %08x @%08x\n", | |
366 | add, value, psxRegs.pc); | |
ef79bbde P |
367 | } |
368 | psxHu16ref(add) = SWAPu16(value); | |
ef79bbde P |
369 | } |
370 | ||
371 | void psxHwWrite32(u32 add, u32 value) { | |
20bfbac0 | 372 | switch (add & 0xffff) { |
373 | case 0x1040: sioWrite8(value); return; | |
374 | case 0x1070: psxHwWriteIstat(value); return; | |
375 | case 0x1074: psxHwWriteImask(value); return; | |
376 | case 0x1088: // DMA0 chcr (MDEC in DMA) | |
377 | case 0x108c: psxHwWriteChcr0(value); return; | |
378 | case 0x1098: // DMA1 chcr (MDEC out DMA) | |
379 | case 0x109c: psxHwWriteChcr1(value); return; | |
380 | case 0x10a8: // DMA2 chcr (GPU DMA) | |
381 | case 0x10ac: psxHwWriteChcr2(value); return; | |
382 | case 0x10b8: // DMA3 chcr (CDROM DMA) | |
383 | case 0x10bc: psxHwWriteChcr3(value); return; | |
384 | case 0x10c8: // DMA4 chcr (SPU DMA) | |
385 | case 0x10cc: psxHwWriteChcr4(value); return; | |
386 | case 0x10e8: // DMA6 chcr (OT clear) | |
387 | case 0x10ec: psxHwWriteChcr6(value); return; | |
388 | case 0x10f4: psxHwWriteDmaIcr32(value); return; | |
389 | ||
390 | case 0x1810: GPU_writeData(value); return; | |
391 | case 0x1814: psxHwWriteGpuSR(value); return; | |
392 | case 0x1820: mdecWrite0(value); break; | |
393 | case 0x1824: mdecWrite1(value); break; | |
394 | ||
395 | case 0x1100: psxRcntWcount(0, value & 0xffff); return; | |
396 | case 0x1104: psxRcntWmode(0, value); return; | |
397 | case 0x1108: psxRcntWtarget(0, value & 0xffff); return; | |
398 | case 0x1110: psxRcntWcount(1, value & 0xffff); return; | |
399 | case 0x1114: psxRcntWmode(1, value); return; | |
400 | case 0x1118: psxRcntWtarget(1, value & 0xffff); return; | |
401 | case 0x1120: psxRcntWcount(2, value & 0xffff); return; | |
402 | case 0x1124: psxRcntWmode(2, value); return; | |
403 | case 0x1128: psxRcntWtarget(2, value & 0xffff); return; | |
404 | ||
405 | case 0x1044: | |
406 | case 0x1048: | |
407 | case 0x104c: | |
408 | case 0x1050: | |
409 | case 0x1054: | |
410 | case 0x1058: | |
411 | case 0x105c: | |
412 | case 0x1800: | |
413 | log_unhandled("unhandled w32 %08x %08x @%08x\n", add, value, psxRegs.pc); | |
414 | break; | |
415 | ||
416 | default: | |
417 | if (0x1f801c00 <= add && add < 0x1f802000) { | |
418 | SPU_writeRegister(add, value&0xffff, psxRegs.cycle); | |
419 | SPU_writeRegister(add + 2, value>>16, psxRegs.cycle); | |
ef79bbde | 420 | return; |
20bfbac0 | 421 | } |
ef79bbde P |
422 | } |
423 | psxHu32ref(add) = SWAPu32(value); | |
ef79bbde P |
424 | } |
425 | ||
496d88d4 | 426 | int psxHwFreeze(void *f, int Mode) { |
ef79bbde P |
427 | return 0; |
428 | } |