1 // This is part of Pico Library
\r
3 // (c) Copyright 2004 Dave, All rights reserved.
\r
4 // (c) Copyright 2006 notaz, All rights reserved.
\r
5 // Free for non-commercial use.
\r
7 // For commercial use, separate licencing terms must be obtained.
\r
10 //#define __debug_io
\r
12 #include "PicoInt.h"
\r
14 #include "sound/sound.h"
\r
15 #include "sound/ym2612.h"
\r
16 #include "sound/sn76496.h"
\r
18 typedef unsigned char u8;
\r
19 typedef unsigned short u16;
\r
20 typedef unsigned int u32;
\r
22 extern unsigned int lastSSRamWrite; // used by serial SRAM code
\r
24 #ifdef _ASM_MEMORY_C
\r
25 u8 PicoRead8(u32 a);
\r
26 u16 PicoRead16(u32 a);
\r
27 void PicoWriteRomHW_SSF2(u32 a,u32 d);
\r
28 void PicoWriteRomHW_in1 (u32 a,u32 d);
\r
32 #if defined(EMU_C68K) && defined(EMU_M68K)
\r
33 // cyclone debug mode
\r
34 u32 lastread_a, lastread_d[16]={0,}, lastwrite_cyc_d[16]={0,}, lastwrite_mus_d[16]={0,};
\r
35 int lrp_cyc=0, lrp_mus=0, lwp_cyc=0, lwp_mus=0;
\r
36 extern unsigned int ppop;
\r
39 #if defined(EMU_C68K) || defined(EMU_A68K)
\r
40 static __inline int PicoMemBase(u32 pc)
\r
44 if (pc<Pico.romsize+4)
\r
46 membase=(int)Pico.rom; // Program Counter in Rom
\r
48 else if ((pc&0xe00000)==0xe00000)
\r
50 membase=(int)Pico.ram-(pc&0xff0000); // Program Counter in Ram
\r
54 // Error - Program Counter is invalid
\r
55 membase=(int)Pico.rom;
\r
64 extern u8 *OP_ROM=NULL,*OP_RAM=NULL;
\r
67 static u32 CPU_CALL PicoCheckPc(u32 pc)
\r
70 #if defined(EMU_C68K)
\r
71 pc-=PicoCpu.membase; // Get real pc
\r
74 PicoCpu.membase=PicoMemBase(pc);
\r
76 ret = PicoCpu.membase+pc;
\r
77 #elif defined(EMU_A68K)
\r
78 OP_ROM=(u8 *)PicoMemBase(pc);
\r
80 // don't bother calling us back unless it's outside the 64k segment
\r
81 M68000_regs.AsmBank=(pc>>16);
\r
87 int PicoInitPc(u32 pc)
\r
93 #ifndef _ASM_MEMORY_C
\r
99 // -----------------------------------------------------------------
\r
101 #ifndef _ASM_MEMORY_C
\r
102 // address must already be checked
\r
103 static int SRAMRead(u32 a)
\r
105 u8 *d = SRam.data-SRam.start+a;
\r
106 return (d[0]<<8)|d[1];
\r
110 static int PadRead(int i)
\r
112 int pad=0,value=0,TH;
\r
113 pad=~PicoPad[i]; // Get inverse of pad MXYZ SACB RLDU
\r
114 TH=Pico.ioports[i+1]&0x40;
\r
116 if(PicoOpt & 0x20) { // 6 button gamepad enabled
\r
117 int phase = Pico.m.padTHPhase[i];
\r
119 if(phase == 2 && !TH) {
\r
120 value=(pad&0xc0)>>2; // ?0SA 0000
\r
122 } else if(phase == 3 && TH) {
\r
123 value=(pad&0x30)|((pad>>8)&0xf); // ?1CB MXYZ
\r
125 } else if(phase == 3 && !TH) {
\r
126 value=((pad&0xc0)>>2)|0x0f; // ?0SA 1111
\r
131 if(TH) value=(pad&0x3f); // ?1CB RLDU
\r
132 else value=((pad&0xc0)>>2)|(pad&3); // ?0SA 00DU
\r
136 // orr the bits, which are set as output
\r
137 value |= Pico.ioports[i+1]&Pico.ioports[i+4];
\r
139 return value; // will mirror later
\r
144 if(Pico.m.z80Run&1) return 0;
\r
149 // Z80 disabled, do some faking
\r
150 static u8 zerosent = 0;
\r
151 if(a == Pico.m.z80_lastaddr) { // probably polling something
\r
152 u8 d = Pico.m.z80_fakeval;
\r
153 if((d & 0xf) == 0xf && !zerosent) {
\r
154 d = 0; zerosent = 1;
\r
156 Pico.m.z80_fakeval++;
\r
161 Pico.m.z80_fakeval = 0;
\r
165 Pico.m.z80_lastaddr = (u16) a;
\r
166 return Pico.zram[a];
\r
170 // for nonstandard reads
\r
171 #ifndef _ASM_MEMORY_C
\r
174 u32 UnusualRead16(u32 a, int realsize)
\r
178 dprintf("strange r%i: %06x @%06x", realsize, a&0xffffff, SekPc);
\r
180 // for games with simple protection devices, discovered by Haze
\r
181 // some dumb detection is used, but that should be enough to make things work
\r
182 if ((a>>22) == 1 && Pico.romsize >= 512*1024) {
\r
183 if (*(int *)(Pico.rom+0x123e4) == 0x00550c39 && *(int *)(Pico.rom+0x123e8) == 0x00000040) { // Super Bubble Bobble (Unl) [!]
\r
184 if (a == 0x400000) { d=0x55<<8; goto end; }
\r
185 else if (a == 0x400002) { d=0x0f<<8; goto end; }
\r
187 else if (*(int *)(Pico.rom+0x008c4) == 0x66240055 && *(int *)(Pico.rom+0x008c8) == 0x00404df9) { // Smart Mouse (Unl)
\r
188 if (a == 0x400000) { d=0x55<<8; goto end; }
\r
189 else if (a == 0x400002) { d=0x0f<<8; goto end; }
\r
190 else if (a == 0x400004) { d=0xaa<<8; goto end; }
\r
191 else if (a == 0x400006) { d=0xf0<<8; goto end; }
\r
193 else if (*(int *)(Pico.rom+0x00404) == 0x00a90600 && *(int *)(Pico.rom+0x00408) == 0x6708b013) { // King of Fighters '98, The (Unl) [!]
\r
194 if (a == 0x480000 || a == 0x4800e0 || a == 0x4824a0 || a == 0x488880) { d=0xaa<<8; goto end; }
\r
195 else if (a == 0x4a8820) { d=0x0a<<8; goto end; }
\r
196 // there is also a read @ 0x4F8820 which needs 0, but that is returned in default case
\r
198 else if (*(int *)(Pico.rom+0x01b24) == 0x004013f9 && *(int *)(Pico.rom+0x01b28) == 0x00ff0000) { // Mahjong Lover (Unl) [!]
\r
199 if (a == 0x400000) { d=0x90<<8; goto end; }
\r
200 else if (a == 0x401000) { d=0xd3<<8; goto end; } // this one doesn't seem to be needed, the code does 2 comparisons and only then
\r
201 // checks the result, which is of the above one. Left it just in case.
\r
203 else if (*(int *)(Pico.rom+0x05254) == 0x0c3962d0 && *(int *)(Pico.rom+0x05258) == 0x00400055) { // Elf Wor (Unl)
\r
204 if (a == 0x400000) { d=0x55<<8; goto end; }
\r
205 else if (a == 0x400004) { d=0xc9<<8; goto end; } // this check is done if the above one fails
\r
206 else if (a == 0x400002) { d=0x0f<<8; goto end; }
\r
207 else if (a == 0x400006) { d=0x18<<8; goto end; } // similar to above
\r
209 // our default behaviour is to return whatever was last written a 0x400000-0x7fffff range (used by Squirrel King (R) [!])
\r
210 // Lion King II, The (Unl) [!] writes @ 400000 and wants to get that val @ 400002 and wites another val
\r
211 // @ 400004 which is expected @ 400006, so we really remember 2 values here
\r
212 d = Pico.m.prot_bytes[(a>>2)&1]<<8;
\r
214 else if (a == 0xa13000 && Pico.romsize >= 1024*1024) {
\r
215 if (*(int *)(Pico.rom+0xc8af0) == 0x30133013 && *(int *)(Pico.rom+0xc8af4) == 0x000f0240) { // Rockman X3 (Unl) [!]
\r
218 else if (*(int *)(Pico.rom+0x28888) == 0x07fc0000 && *(int *)(Pico.rom+0x2888c) == 0x4eb94e75) { // Bug's Life, A (Unl) [!]
\r
219 d=0x28; goto end; // does the check from RAM
\r
221 else if (*(int *)(Pico.rom+0xc8778) == 0x30133013 && *(int *)(Pico.rom+0xc877c) == 0x000f0240) { // Super Mario Bros. (Unl) [!]
\r
222 d=0x0c; goto end; // seems to be the same code as in Rockman X3 (Unl) [!]
\r
224 else if (*(int *)(Pico.rom+0xf20ec) == 0x30143013 && *(int *)(Pico.rom+0xf20f0) == 0x000f0200) { // Super Mario 2 1998 (Unl) [!]
\r
228 else if (a == 0xa13002) { // Pocket Monsters (Unl)
\r
231 else if (a == 0xa1303E) { // Pocket Monsters (Unl)
\r
234 else if (a == 0x30fe02) {
\r
235 // Virtua Racing - just for fun
\r
236 // this seems to be some flag that SVP is ready or something similar
\r
241 dprintf("ret = %04x", d);
\r
245 #ifndef _ASM_MEMORY_C
\r
248 u32 OtherRead16(u32 a, int realsize)
\r
252 if ((a&0xff0000)==0xa00000) {
\r
253 if ((a&0x4000)==0x0000) { d=z80Read8(a); d|=d<<8; goto end; } // Z80 ram (not byteswaped)
\r
254 if ((a&0x6000)==0x4000) { if(PicoOpt&1) d=YM2612Read(); else d=Pico.m.rotate++&3; dprintf("read ym2612: %04x", d); goto end; } // 0x4000-0x5fff, Fudge if disabled
\r
255 d=0xffff; goto end;
\r
257 if ((a&0xffffe0)==0xa10000) { // I/O ports
\r
260 case 0: d=Pico.m.hardware; break; // Hardware value (Version register)
\r
261 case 1: d=PadRead(0); d|=Pico.ioports[1]&0x80; break;
\r
262 case 2: d=PadRead(1); d|=Pico.ioports[2]&0x80; break;
\r
263 default: d=Pico.ioports[a]; break; // IO ports can be used as RAM
\r
268 // |=0x80 for Shadow of the Beast & Super Offroad; rotate fakes next fetched instruction for Time Killers
\r
273 // do we need this?
\r
274 extern int z80stopCycle; // TODO: tidy
\r
275 int stop_before = SekCyclesDone() - z80stopCycle;
\r
276 if (stop_before > 0 && stop_before <= 16) // Gens uses 16 here
\r
277 d = 1; // bus not yet available
\r
280 d=(d<<8)|0x8000|Pico.m.rotate++;
\r
281 dprintf("get_zrun: %04x [%i|%i] @%06x", d, Pico.m.scanline, SekCyclesDone(), SekPc);
\r
284 #ifndef _ASM_MEMORY_C
\r
285 if ((a&0xe700e0)==0xc00000) { d=PicoVideoRead(a); goto end; }
\r
288 d = UnusualRead16(a, realsize);
\r
294 //extern UINT32 mz80GetRegisterValue(void *, UINT32);
\r
296 static void OtherWrite8(u32 a,u32 d,int realsize)
\r
298 if ((a&0xe700f9)==0xc00011||(a&0xff7ff9)==0xa07f11) { if(PicoOpt&2) SN76496Write(d); return; } // PSG Sound
\r
299 if ((a&0xff4000)==0xa00000) { if(!(Pico.m.z80Run&1)) Pico.zram[a&0x1fff]=(u8)d; return; } // Z80 ram
\r
300 if ((a&0xff6000)==0xa04000) { if(PicoOpt&1) emustatus|=YM2612Write(a&3, d); return; } // FM Sound
\r
301 if ((a&0xffffe0)==0xa10000) { // I/O ports
\r
303 // 6 button gamepad: if TH went from 0 to 1, gamepad changes state
\r
306 Pico.m.padDelay[0] = 0;
\r
307 if(!(Pico.ioports[1]&0x40) && (d&0x40)) Pico.m.padTHPhase[0]++;
\r
310 Pico.m.padDelay[1] = 0;
\r
311 if(!(Pico.ioports[2]&0x40) && (d&0x40)) Pico.m.padTHPhase[1]++;
\r
314 Pico.ioports[a]=(u8)d; // IO ports can be used as RAM
\r
318 extern int z80startCycle, z80stopCycle;
\r
319 //int lineCycles=(488-SekCyclesLeft)&0x1ff;
\r
322 // this is for a nasty situation where Z80 was enabled and disabled in the same 68k timeslice (Golden Axe III)
\r
323 if (Pico.m.z80Run) {
\r
324 int lineCycles=(488-SekCyclesLeft)&0x1ff;
\r
325 z80stopCycle = SekCyclesDone();
\r
326 lineCycles=(lineCycles>>1)-(lineCycles>>5);
\r
327 z80_run(lineCycles);
\r
330 z80startCycle = SekCyclesDone();
\r
331 //if(Pico.m.scanline != -1)
\r
333 dprintf("set_zrun: %02x [%i|%i] @%06x", d, Pico.m.scanline, SekCyclesDone(), /*mz80GetRegisterValue(NULL, 0),*/ SekPc);
\r
334 Pico.m.z80Run=(u8)d; return;
\r
336 if (a==0xa11200) { dprintf("write z80Reset: %02x", d); if(!(d&1)) z80_reset(); return; }
\r
338 if ((a&0xff7f00)==0xa06000) // Z80 BANK register
\r
340 Pico.m.z80_bank68k>>=1;
\r
341 Pico.m.z80_bank68k|=(d&1)<<8;
\r
342 Pico.m.z80_bank68k&=0x1ff; // 9 bits and filled in the new top one
\r
346 if ((a&0xe700e0)==0xc00000) { PicoVideoWrite(a,(u16)(d|(d<<8))); return; } // Byte access gets mirrored
\r
349 //if(a==0x200000) dprintf("cc : %02x @ %06x [%i|%i]", d, SekPc, SekCyclesDoneT(), SekCyclesDone());
\r
350 //if(a==0x200001) dprintf("w8 : %02x @ %06x [%i]", d, SekPc, SekCyclesDoneT());
\r
351 if(a >= SRam.start && a <= SRam.end) {
\r
352 unsigned int sreg = Pico.m.sram_reg;
\r
353 if(!(sreg & 0x10)) {
\r
354 // not detected SRAM
\r
355 if((a&~1)==0x200000) {
\r
356 Pico.m.sram_reg|=4; // this should be a game with EEPROM (like NBA Jam)
\r
357 SRam.start=0x200000; SRam.end=SRam.start+1;
\r
359 Pico.m.sram_reg|=0x10;
\r
361 if(sreg & 4) { // EEPROM write
\r
362 if(SekCyclesDoneT()-lastSSRamWrite < 46) {
\r
363 // just update pending state
\r
364 SRAMUpdPending(a, d);
\r
366 SRAMWriteEEPROM(sreg>>6); // execute pending
\r
367 SRAMUpdPending(a, d);
\r
368 lastSSRamWrite = SekCyclesDoneT();
\r
370 } else if(!(sreg & 2)) {
\r
371 u8 *pm=(u8 *)(SRam.data-SRam.start+a);
\r
380 #ifdef _ASM_MEMORY_C
\r
381 // special ROM hardware (currently only banking and sram reg supported)
\r
382 if((a&0xfffff1) == 0xA130F1) {
\r
383 PicoWriteRomHW_SSF2(a, d); // SSF2 or SRAM
\r
387 // sram access register
\r
388 if(a == 0xA130F1) {
\r
389 Pico.m.sram_reg = (u8)(d&3);
\r
393 dprintf("strange w%i: %06x, %08x @%06x", realsize, a&0xffffff, d, SekPc);
\r
395 if(a >= 0xA13004 && a < 0xA13040) {
\r
396 // dumb 12-in-1 or 4-in-1 banking support
\r
398 a &= 0x3f; a <<= 16;
\r
399 len = Pico.romsize - a;
\r
400 if (len <= 0) return; // invalid/missing bank
\r
401 if (len > 0x200000) len = 0x200000; // 2 megs
\r
402 memcpy(Pico.rom, Pico.rom+a, len); // code which does this is in RAM so this is safe.
\r
406 // for games with simple protection devices, discovered by Haze
\r
407 else if ((a>>22) == 1)
\r
408 Pico.m.prot_bytes[(a>>2)&1] = (u8)d;
\r
411 static void OtherWrite16(u32 a,u32 d)
\r
413 if ((a&0xe700e0)==0xc00000) { PicoVideoWrite(a,(u16)d); return; }
\r
414 if ((a&0xff4000)==0xa00000) { if(!(Pico.m.z80Run&1)) Pico.zram[a&0x1fff]=(u8)(d>>8); return; } // Z80 ram (MSB only)
\r
416 if ((a&0xffffe0)==0xa10000) { // I/O ports
\r
418 // 6 button gamepad: if TH went from 0 to 1, gamepad changes state
\r
421 Pico.m.padDelay[0] = 0;
\r
422 if(!(Pico.ioports[1]&0x40) && (d&0x40)) Pico.m.padTHPhase[0]++;
\r
425 Pico.m.padDelay[1] = 0;
\r
426 if(!(Pico.ioports[2]&0x40) && (d&0x40)) Pico.m.padTHPhase[1]++;
\r
429 Pico.ioports[a]=(u8)d; // IO ports can be used as RAM
\r
432 if (a==0xa11100) { OtherWrite8(a, d>>8, 16); return; }
\r
433 if (a==0xa11200) { dprintf("write z80reset: %04x", d); if(!(d&0x100)) z80_reset(); return; }
\r
435 OtherWrite8(a, d>>8, 16);
\r
436 OtherWrite8(a+1,d&0xff, 16);
\r
439 // -----------------------------------------------------------------
\r
440 // Read Rom and read Ram
\r
442 #ifndef _ASM_MEMORY_C
\r
443 u8 CPU_CALL PicoRead8(u32 a)
\r
447 if ((a&0xe00000)==0xe00000) { d = *(u8 *)(Pico.ram+((a^1)&0xffff)); goto end; } // Ram
\r
451 #if !(defined(EMU_C68K) && defined(EMU_M68K))
\r
453 if(a >= SRam.start && a <= SRam.end) {
\r
454 unsigned int sreg = Pico.m.sram_reg;
\r
455 if(!(sreg & 0x10) && (sreg & 1) && a > 0x200001) { // not yet detected SRAM
\r
456 Pico.m.sram_reg|=0x10; // should be normal SRAM
\r
458 if(sreg & 4) { // EEPROM read
\r
459 d = SRAMReadEEPROM();
\r
461 } else if(sreg & 1) {
\r
462 d = *(u8 *)(SRam.data-SRam.start+a);
\r
468 if (a<Pico.romsize) { d = *(u8 *)(Pico.rom+(a^1)); goto end; } // Rom
\r
469 if ((a&0xff4000)==0xa00000) { d=z80Read8(a); goto end; } // Z80 Ram
\r
471 d=OtherRead16(a&~1, 8); if ((a&1)==0) d>>=8;
\r
475 //if ((a&0xe0ffff)==0xe0AE57+0x69c)
\r
476 // dprintf("r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPc);
\r
477 //if ((a&0xe0ffff)==0xe0a9ba+0x69c)
\r
478 // dprintf("r8 : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
480 //if(a==0x200001) dprintf("r8 : %02x @ %06x [%i]", d, SekPc, SekCyclesDoneT());
\r
481 //dprintf("r8 : %06x, %02x @%06x [%03i]", a&0xffffff, (u8)d, SekPc, Pico.m.scanline);
\r
483 dprintf("r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPc);
\r
485 #if defined(EMU_C68K) && defined(EMU_M68K)
\r
486 if(a>=Pico.romsize&&(ppop&0x3f)!=0x3a&&(ppop&0x3f)!=0x3b) {
\r
488 lastread_d[lrp_cyc++&15] = (u8)d;
\r
494 u16 CPU_CALL PicoRead16(u32 a)
\r
498 if ((a&0xe00000)==0xe00000) { d=*(u16 *)(Pico.ram+(a&0xfffe)); goto end; } // Ram
\r
502 #if !(defined(EMU_C68K) && defined(EMU_M68K))
\r
504 if(a >= SRam.start && a <= SRam.end && (Pico.m.sram_reg & 1)) {
\r
505 d = (u16) SRAMRead(a);
\r
510 if (a<Pico.romsize) { d = *(u16 *)(Pico.rom+a); goto end; } // Rom
\r
512 d = (u16)OtherRead16(a, 16);
\r
515 //if ((a&0xe0ffff)==0xe0AF0E+0x69c||(a&0xe0ffff)==0xe0A9A8+0x69c||(a&0xe0ffff)==0xe0A9AA+0x69c||(a&0xe0ffff)==0xe0A9AC+0x69c)
\r
516 // dprintf("r16: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
519 dprintf("r16: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
521 #if defined(EMU_C68K) && defined(EMU_M68K)
\r
522 if(a>=Pico.romsize&&(ppop&0x3f)!=0x3a&&(ppop&0x3f)!=0x3b) {
\r
524 lastread_d[lrp_cyc++&15] = d;
\r
530 u32 CPU_CALL PicoRead32(u32 a)
\r
534 if ((a&0xe00000)==0xe00000) { u16 *pm=(u16 *)(Pico.ram+(a&0xfffe)); d = (pm[0]<<16)|pm[1]; goto end; } // Ram
\r
539 if(a >= SRam.start && a <= SRam.end && (Pico.m.sram_reg & 1)) {
\r
540 d = (SRAMRead(a)<<16)|SRAMRead(a+2);
\r
544 if (a<Pico.romsize) { u16 *pm=(u16 *)(Pico.rom+a); d = (pm[0]<<16)|pm[1]; goto end; } // Rom
\r
546 d = (OtherRead16(a, 32)<<16)|OtherRead16(a+2, 32);
\r
550 dprintf("r32: %06x, %08x @%06x", a&0xffffff, d, SekPc);
\r
552 #if defined(EMU_C68K) && defined(EMU_M68K)
\r
553 if(a>=Pico.romsize&&(ppop&0x3f)!=0x3a&&(ppop&0x3f)!=0x3b) {
\r
555 lastread_d[lrp_cyc++&15] = d;
\r
562 // -----------------------------------------------------------------
\r
565 static void CPU_CALL PicoWrite8(u32 a,u8 d)
\r
568 dprintf("w8 : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
570 #if defined(EMU_C68K) && defined(EMU_M68K)
\r
571 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
573 //if ((a&0xe0ffff)==0xe0a9ba+0x69c)
\r
574 // dprintf("w8 : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
577 if ((a&0xe00000)==0xe00000) {
\r
578 if((a&0xffff)==0xf62a) dprintf("(f62a) = %02x [%i|%i] @ %x", d, Pico.m.scanline, SekCyclesDone(), SekPc);
\r
579 u8 *pm=(u8 *)(Pico.ram+((a^1)&0xffff)); pm[0]=d; return; } // Ram
\r
582 OtherWrite8(a,d,8);
\r
585 static void CPU_CALL PicoWrite16(u32 a,u16 d)
\r
588 dprintf("w16: %06x, %04x", a&0xffffff, d);
\r
590 #if defined(EMU_C68K) && defined(EMU_M68K)
\r
591 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
593 //if ((a&0xe0ffff)==0xe0AF0E+0x69c||(a&0xe0ffff)==0xe0A9A8+0x69c||(a&0xe0ffff)==0xe0A9AA+0x69c||(a&0xe0ffff)==0xe0A9AC+0x69c)
\r
594 // dprintf("w16: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
596 if ((a&0xe00000)==0xe00000) { *(u16 *)(Pico.ram+(a&0xfffe))=d; return; } // Ram
\r
602 static void CPU_CALL PicoWrite32(u32 a,u32 d)
\r
605 dprintf("w32: %06x, %08x", a&0xffffff, d);
\r
607 #if defined(EMU_C68K) && defined(EMU_M68K)
\r
608 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
611 if ((a&0xe00000)==0xe00000)
\r
614 u16 *pm=(u16 *)(Pico.ram+(a&0xfffe));
\r
615 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
620 OtherWrite16(a, (u16)(d>>16));
\r
621 OtherWrite16(a+2,(u16)d);
\r
625 // -----------------------------------------------------------------
\r
626 void PicoMemSetup()
\r
629 // Setup memory callbacks:
\r
630 PicoCpu.checkpc=PicoCheckPc;
\r
631 PicoCpu.fetch8 =PicoCpu.read8 =PicoRead8;
\r
632 PicoCpu.fetch16=PicoCpu.read16=PicoRead16;
\r
633 PicoCpu.fetch32=PicoCpu.read32=PicoRead32;
\r
634 PicoCpu.write8 =PicoWrite8;
\r
635 PicoCpu.write16=PicoWrite16;
\r
636 PicoCpu.write32=PicoWrite32;
\r
644 u8 (__fastcall *Read8) (u32 a);
\r
645 u16 (__fastcall *Read16)(u32 a);
\r
646 u32 (__fastcall *Read32)(u32 a);
\r
647 void (__fastcall *Write8) (u32 a,u8 d);
\r
648 void (__fastcall *Write16) (u32 a,u16 d);
\r
649 void (__fastcall *Write32) (u32 a,u32 d);
\r
650 void (__fastcall *ChangePc)(u32 a);
\r
651 u8 (__fastcall *PcRel8) (u32 a);
\r
652 u16 (__fastcall *PcRel16)(u32 a);
\r
653 u32 (__fastcall *PcRel32)(u32 a);
\r
654 u16 (__fastcall *Dir16)(u32 a);
\r
655 u32 (__fastcall *Dir32)(u32 a);
\r
658 struct A68KInter a68k_memory_intf=
\r
671 PicoRead16, // unused
\r
672 PicoRead32, // unused
\r
677 unsigned int m68k_read_pcrelative_CD8 (unsigned int a);
\r
678 unsigned int m68k_read_pcrelative_CD16(unsigned int a);
\r
679 unsigned int m68k_read_pcrelative_CD32(unsigned int a);
\r
681 // these are allowed to access RAM
\r
682 unsigned int m68k_read_pcrelative_8 (unsigned int a) {
\r
684 if(PicoMCD&1) return m68k_read_pcrelative_CD8(a);
\r
685 if(a<Pico.romsize) return *(u8 *)(Pico.rom+(a^1)); // Rom
\r
686 if((a&0xe00000)==0xe00000) return *(u8 *)(Pico.ram+((a^1)&0xffff)); // Ram
\r
687 return 0;//(u8) lastread_d;
\r
689 unsigned int m68k_read_pcrelative_16(unsigned int a) {
\r
691 if(PicoMCD&1) return m68k_read_pcrelative_CD16(a);
\r
692 if(a<Pico.romsize) return *(u16 *)(Pico.rom+(a&~1)); // Rom
\r
693 if((a&0xe00000)==0xe00000) return *(u16 *)(Pico.ram+(a&0xfffe)); // Ram
\r
694 return 0;//(u16) lastread_d;
\r
696 unsigned int m68k_read_pcrelative_32(unsigned int a) {
\r
698 if(PicoMCD&1) return m68k_read_pcrelative_CD32(a);
\r
699 if(a<Pico.romsize) { u16 *pm=(u16 *)(Pico.rom+(a&~1)); return (pm[0]<<16)|pm[1]; }
\r
700 if((a&0xe00000)==0xe00000) { u16 *pm=(u16 *)(Pico.ram+(a&0xfffe)); return (pm[0]<<16)|pm[1]; } // Ram
\r
701 return 0;//lastread_d;
\r
704 unsigned int m68k_read_immediate_16(unsigned int a) { return m68k_read_pcrelative_16(a); }
\r
705 unsigned int m68k_read_immediate_32(unsigned int a) { return m68k_read_pcrelative_32(a); }
\r
706 unsigned int m68k_read_disassembler_8 (unsigned int a) { return m68k_read_pcrelative_8 (a); }
\r
707 unsigned int m68k_read_disassembler_16(unsigned int a) { return m68k_read_pcrelative_16(a); }
\r
708 unsigned int m68k_read_disassembler_32(unsigned int a) { return m68k_read_pcrelative_32(a); }
\r
712 unsigned int m68k_read_memory_8(unsigned int a) { if(a<Pico.romsize) return *(u8 *) (Pico.rom+(a^1)); return (u8) lastread_d[lrp_mus++&15]; }
\r
713 unsigned int m68k_read_memory_16(unsigned int a) { if(a<Pico.romsize) return *(u16 *)(Pico.rom+(a&~1));return (u16) lastread_d[lrp_mus++&15]; }
\r
714 unsigned int m68k_read_memory_32(unsigned int a) { if(a<Pico.romsize) {u16 *pm=(u16 *)(Pico.rom+(a&~1));return (pm[0]<<16)|pm[1];} return lastread_d[lrp_mus++&15]; }
\r
716 // ignore writes, Cyclone already done that
\r
717 void m68k_write_memory_8(unsigned int address, unsigned int value) { lastwrite_mus_d[lwp_mus++&15] = value; }
\r
718 void m68k_write_memory_16(unsigned int address, unsigned int value) { lastwrite_mus_d[lwp_mus++&15] = value; }
\r
719 void m68k_write_memory_32(unsigned int address, unsigned int value) { lastwrite_mus_d[lwp_mus++&15] = value; }
\r
721 unsigned char PicoReadCD8w (unsigned int a);
\r
722 unsigned short PicoReadCD16w(unsigned int a);
\r
723 unsigned int PicoReadCD32w(unsigned int a);
\r
724 void PicoWriteCD8w (unsigned int a, unsigned char d);
\r
725 void PicoWriteCD16w(unsigned int a, unsigned short d);
\r
726 void PicoWriteCD32w(unsigned int a, unsigned int d);
\r
728 unsigned int m68k_read_memory_8(unsigned int address)
\r
730 return (PicoMCD&1) ? PicoReadCD8w(address) : PicoRead8(address);
\r
733 unsigned int m68k_read_memory_16(unsigned int address)
\r
735 return (PicoMCD&1) ? PicoReadCD16w(address) : PicoRead16(address);
\r
738 unsigned int m68k_read_memory_32(unsigned int address)
\r
740 return (PicoMCD&1) ? PicoReadCD32w(address) : PicoRead32(address);
\r
743 void m68k_write_memory_8(unsigned int address, unsigned int value)
\r
745 if (PicoMCD&1) PicoWriteCD8w(address, (u8)value); else PicoWrite8(address, (u8)value);
\r
748 void m68k_write_memory_16(unsigned int address, unsigned int value)
\r
750 if (PicoMCD&1) PicoWriteCD16w(address,(u16)value); else PicoWrite16(address,(u16)value);
\r
753 void m68k_write_memory_32(unsigned int address, unsigned int value)
\r
755 if (PicoMCD&1) PicoWriteCD32w(address, value); else PicoWrite32(address, value);
\r
761 // -----------------------------------------------------------------
\r
764 unsigned char z80_read(unsigned short a)
\r
768 if ((a>>13)==2) // 0x4000-0x5fff (Charles MacDonald)
\r
770 if(PicoOpt&1) ret = (u8) YM2612Read();
\r
777 addr68k=Pico.m.z80_bank68k<<15;
\r
780 ret = (u8) PicoRead8(addr68k);
\r
781 //dprintf("z80->68k w8 : %06x, %02x", addr68k, ret);
\r
785 // should not be needed || dprintf("z80_read RAM");
\r
786 if (a<0x4000) { ret = (u8) Pico.zram[a&0x1fff]; goto end; }
\r
792 unsigned short z80_read16(unsigned short a)
\r
794 //dprintf("z80_read16");
\r
796 return (u16) ( (u16)z80_read(a) | ((u16)z80_read((u16)(a+1))<<8) );
\r
799 void z80_write(unsigned char data, unsigned short a)
\r
802 // dprintf("z80 w8 : %06x, %02x @%04x", a, data, mz80GetRegisterValue(NULL, 0));
\r
804 if ((a>>13)==2) // 0x4000-0x5fff (Charles MacDonald)
\r
806 if(PicoOpt&1) emustatus|=YM2612Write(a, data);
\r
810 if ((a&0xfff9)==0x7f11) // 7f11 7f13 7f15 7f17
\r
812 if(PicoOpt&2) SN76496Write(data);
\r
818 Pico.m.z80_bank68k>>=1;
\r
819 Pico.m.z80_bank68k|=(data&1)<<8;
\r
820 Pico.m.z80_bank68k&=0x1ff; // 9 bits and filled in the new top one
\r
827 addr68k=Pico.m.z80_bank68k<<15;
\r
829 PicoWrite8(addr68k, data);
\r
830 //dprintf("z80->68k w8 : %06x, %02x", addr68k, data);
\r
834 // should not be needed, drZ80 knows how to access RAM itself || dprintf("z80_write RAM @ %08x", lr);
\r
835 if (a<0x4000) { Pico.zram[a&0x1fff]=data; return; }
\r
838 void z80_write16(unsigned short data, unsigned short a)
\r
840 //dprintf("z80_write16");
\r
842 z80_write((unsigned char) data,a);
\r
843 z80_write((unsigned char)(data>>8),(u16)(a+1));
\r