1 // This is part of Pico Library
\r
3 // (c) Copyright 2004 Dave, All rights reserved.
\r
4 // (c) Copyright 2006 notaz, All rights reserved.
\r
5 // Free for non-commercial use.
\r
7 // For commercial use, separate licencing terms must be obtained.
\r
10 #include "PicoInt.h"
\r
13 int SekCycleCnt=0; // cycles done in this frame
\r
14 int SekCycleAim=0; // cycle aim
\r
15 unsigned int SekCycleCntT=0;
\r
21 struct Cyclone PicoCpu;
\r
25 m68ki_cpu_core PicoM68kCPU;
\r
29 M68K_CONTEXT PicoCpuM68k;
\r
35 // interrupt acknowledgment
\r
36 static int SekIntAck(int level)
\r
38 // try to emulate VDP's reaction to 68000 int ack
\r
39 if (level == 4) { Pico.video.pending_ints = 0; elprintf(EL_INTS, "hack: @ %06x [%i]", SekPc, SekCycleCnt); }
\r
40 else if(level == 6) { Pico.video.pending_ints &= ~0x20; elprintf(EL_INTS, "vack: @ %06x [%i]", SekPc, SekCycleCnt); }
\r
42 return CYCLONE_INT_ACK_AUTOVECTOR;
\r
45 static void SekResetAck(void)
\r
47 elprintf(EL_ANOMALY, "Reset encountered @ %06x", SekPc);
\r
50 static int SekUnrecognizedOpcode()
\r
52 unsigned int pc, op;
\r
54 op = PicoCpu.read16(pc);
\r
55 elprintf(EL_ANOMALY, "Unrecognized Opcode %04x @ %06x", op, pc);
\r
56 // see if we are not executing trash
\r
57 if (pc < 0x200 || (pc > Pico.romsize+4 && (pc&0xe00000)!=0xe00000)) {
\r
59 PicoCpu.state_flags |= 1;
\r
62 #ifdef EMU_M68K // debugging cyclone
\r
64 extern int have_illegal;
\r
74 static int SekIntAckM68K(int level)
\r
76 if (level == 4) { Pico.video.pending_ints = 0; elprintf(EL_INTS, "hack: @ %06x [%i]", SekPc, SekCycleCnt); }
\r
77 else if(level == 6) { Pico.video.pending_ints &= ~0x20; elprintf(EL_INTS, "vack: @ %06x [%i]", SekPc, SekCycleCnt); }
\r
79 return M68K_INT_ACK_AUTOVECTOR;
\r
82 static int SekTasCallback(void)
\r
84 return 0; // no writeback
\r
90 static void setup_fame_fetchmap(void)
\r
94 // be default, point everything to fitst 64k of ROM
\r
95 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
96 PicoCpuM68k.Fetch[i] = (unsigned int)Pico.rom - (i<<(24-FAMEC_FETCHBITS));
\r
98 for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < Pico.romsize; i++)
\r
99 PicoCpuM68k.Fetch[i] = (unsigned int)Pico.rom;
\r
100 elprintf(EL_ANOMALY, "ROM end @ #%i %06x", i, (i<<(24-FAMEC_FETCHBITS)));
\r
101 // .. and RAM (TODO)
\r
102 for (i = M68K_FETCHBANK1*14/16; i < M68K_FETCHBANK1; i++)
\r
103 PicoCpuM68k.Fetch[i] = (unsigned int)Pico.ram - (i<<(24-FAMEC_FETCHBITS));
\r
105 elprintf(EL_ANOMALY, "rom = %p, ram = %p", Pico.rom, Pico.ram);
\r
106 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
107 elprintf(EL_ANOMALY, "Fetch[%i] = %p", i, PicoCpuM68k.Fetch[i]);
\r
110 void SekIntAckF68K(unsigned level)
\r
112 if (level == 4) { Pico.video.pending_ints = 0; elprintf(EL_INTS, "hack: @ %06x [%i]", SekPc, SekCycleCnt); }
\r
113 else if(level == 6) { Pico.video.pending_ints &= ~0x20; elprintf(EL_INTS, "vack: @ %06x [%i]", SekPc, SekCycleCnt); }
\r
114 PicoCpuM68k.interrupts[0] = 0;
\r
119 PICO_INTERNAL int SekInit()
\r
123 memset(&PicoCpu,0,sizeof(PicoCpu));
\r
124 PicoCpu.IrqCallback=SekIntAck;
\r
125 PicoCpu.ResetCallback=SekResetAck;
\r
126 PicoCpu.UnrecognizedCallback=SekUnrecognizedOpcode;
\r
130 void *oldcontext = m68ki_cpu_p;
\r
131 m68k_set_context(&PicoM68kCPU);
\r
132 m68k_set_cpu_type(M68K_CPU_TYPE_68000);
\r
134 m68k_set_int_ack_callback(SekIntAckM68K);
\r
135 m68k_set_tas_instr_callback(SekTasCallback);
\r
136 m68k_pulse_reset(); // Init cpu emulator
\r
137 m68k_set_context(oldcontext);
\r
142 void *oldcontext = g_m68kcontext;
\r
143 g_m68kcontext = &PicoCpuM68k;
\r
144 memset(&PicoCpuM68k, 0, sizeof(PicoCpuM68k));
\r
146 PicoCpuM68k.iack_handler = SekIntAckF68K;
\r
147 g_m68kcontext = oldcontext;
\r
155 // Reset the 68000:
\r
156 PICO_INTERNAL int SekReset()
\r
158 if (Pico.rom==NULL) return 1;
\r
161 PicoCpu.state_flags=0;
\r
163 PicoCpu.srh =0x27; // Supervisor mode
\r
164 PicoCpu.flags=4; // Z set
\r
166 PicoCpu.a[7]=PicoCpu.read32(0); // Stack Pointer
\r
168 PicoCpu.pc=PicoCpu.checkpc(PicoCpu.read32(4)); // Program Counter
\r
171 m68k_set_context(&PicoM68kCPU); // if we ever reset m68k, we always need it's context to be set
\r
174 m68k_pulse_reset();
\r
179 g_m68kcontext = &PicoCpuM68k;
\r
180 setup_fame_fetchmap();
\r
181 ret = m68k_reset();
\r
182 /*if (ret)*/ elprintf(EL_ANOMALY, "m68k_reset returned %u", ret);
\r
190 PICO_INTERNAL int SekInterrupt(int irq)
\r
192 #if defined(EMU_C68K) && defined(EMU_M68K)
\r
194 extern unsigned int dbg_irq_level;
\r
204 void *oldcontext = m68ki_cpu_p;
\r
205 m68k_set_context(&PicoM68kCPU);
\r
206 m68k_set_irq(irq); // raise irq (gets lowered after taken or must be done in ack)
\r
207 m68k_set_context(oldcontext);
\r
211 PicoCpuM68k.interrupts[0]=irq;
\r
217 PICO_INTERNAL void SekState(unsigned char *data)
\r
220 memcpy(data,PicoCpu.d,0x44);
\r
221 #elif defined(EMU_M68K)
\r
222 memcpy(data, PicoM68kCPU.dar, 0x40);
\r
223 *(int *)(data+0x40) = PicoM68kCPU.pc;
\r
224 #elif defined(EMU_F68K)
\r
225 memcpy(data, PicoCpuM68k.dreg, 0x40);
\r
226 *(int *)(data+0x40) = PicoCpuM68k.pc;
\r
230 PICO_INTERNAL void SekSetRealTAS(int use_real)
\r
233 CycloneSetRealTAS(use_real);
\r