1 /***********************************************************
\r
3 * This source file was taken from the Gens project *
\r
4 * Written by Stéphane Dallongeville *
\r
5 * Copyright (c) 2002 by Stéphane Dallongeville *
\r
6 * Modified/adapted for PicoDrive by notaz, 2007 *
\r
8 ***********************************************************/
\r
10 #include "../PicoInt.h"
\r
12 #define cdprintf(x...)
\r
15 #define CDC_DMA_SPEED 256
\r
18 static void CDD_Reset(void)
\r
22 memset(Pico_mcd->s68k_regs+0x34, 0, 2*2); // CDD.Fader, CDD.Control
\r
23 Pico_mcd->cdd.Status = 0;
\r
24 Pico_mcd->cdd.Minute = 0;
\r
25 Pico_mcd->cdd.Seconde = 0;
\r
26 Pico_mcd->cdd.Frame = 0;
\r
27 Pico_mcd->cdd.Ext = 0;
\r
29 // clear receive status and transfer command
\r
30 memset(Pico_mcd->s68k_regs+0x38, 0, 20);
\r
31 Pico_mcd->s68k_regs[0x38+9] = 0xF; // Default checksum
\r
35 static void CDC_Reset(void)
\r
39 memset(Pico_mcd->cdc.Buffer, 0, sizeof(Pico_mcd->cdc.Buffer));
\r
41 Pico_mcd->cdc.COMIN = 0;
\r
42 Pico_mcd->cdc.IFSTAT = 0xFF;
\r
43 Pico_mcd->cdc.DAC.N = 0;
\r
44 Pico_mcd->cdc.DBC.N = 0;
\r
45 Pico_mcd->cdc.HEAD.N = 0x01000000;
\r
46 Pico_mcd->cdc.PT.N = 0;
\r
47 Pico_mcd->cdc.WA.N = 2352 * 2;
\r
48 Pico_mcd->cdc.STAT.N = 0x00000080;
\r
49 Pico_mcd->cdc.SBOUT = 0;
\r
50 Pico_mcd->cdc.IFCTRL = 0;
\r
51 Pico_mcd->cdc.CTRL.N = 0;
\r
53 Pico_mcd->cdc.Decode_Reg_Read = 0;
\r
54 Pico_mcd->scd.Status_CDC &= ~0x08;
\r
58 PICO_INTERNAL void LC89510_Reset(void)
\r
63 // clear DMA_Adr & Stop_Watch
\r
64 memset(Pico_mcd->s68k_regs + 0xA, 0, 4);
\r
68 PICO_INTERNAL void Update_CDC_TRansfer(int which)
\r
70 unsigned int DMA_Adr, dep, length;
\r
71 unsigned short *dest;
\r
74 if (Pico_mcd->cdc.DBC.N <= (CDC_DMA_SPEED * 2))
\r
76 length = (Pico_mcd->cdc.DBC.N + 1) >> 1;
\r
77 Pico_mcd->scd.Status_CDC &= ~0x08; // Last transfer
\r
78 Pico_mcd->s68k_regs[4] |= 0x80; // End data transfer
\r
79 Pico_mcd->s68k_regs[4] &= ~0x40; // no more data ready
\r
80 Pico_mcd->cdc.IFSTAT |= 0x08; // No more data transfer in progress
\r
82 if (Pico_mcd->cdc.IFCTRL & 0x40) // DTEIEN = Data Trasnfer End Interrupt Enable ?
\r
84 Pico_mcd->cdc.IFSTAT &= ~0x40;
\r
86 if (Pico_mcd->s68k_regs[0x33] & (1<<5))
\r
88 elprintf(EL_INTS, "cdc DTE irq 5");
\r
89 SekInterruptS68k(5);
\r
93 else length = CDC_DMA_SPEED;
\r
96 // TODO: dst bounds checking?
\r
97 src = Pico_mcd->cdc.Buffer + Pico_mcd->cdc.DAC.N;
\r
98 DMA_Adr = (Pico_mcd->s68k_regs[0xA]<<8) | Pico_mcd->s68k_regs[0xB];
\r
100 if (which == 7) // WORD RAM
\r
102 if (Pico_mcd->s68k_regs[3] & 4)
\r
104 // test: Final Fight
\r
105 int bank = !(Pico_mcd->s68k_regs[3]&1);
\r
106 dep = ((DMA_Adr & 0x3FFF) << 3);
\r
107 cdprintf("CD DMA # %04x -> word_ram1M # %06x, len=%i",
\r
108 Pico_mcd->cdc.DAC.N, dep, length);
\r
110 dest = (unsigned short *) (Pico_mcd->word_ram1M[bank] + dep);
\r
112 memcpy16bswap(dest, src, length);
\r
115 unsigned char *b1 = Pico_mcd->word_ram1M[bank] + dep;
\r
116 unsigned char *b2 = (unsigned char *)(dest+length) - 8;
\r
117 dprintf("%02x %02x %02x %02x .. %02x %02x %02x %02x",
\r
118 b1[0], b1[1], b1[4], b1[5], b2[0], b2[1], b2[4], b2[5]);
\r
123 dep = ((DMA_Adr & 0x7FFF) << 3);
\r
124 cdprintf("CD DMA # %04x -> word_ram2M # %06x, len=%i",
\r
125 Pico_mcd->cdc.DAC.N, dep, length);
\r
126 dest = (unsigned short *) (Pico_mcd->word_ram2M + dep);
\r
128 memcpy16bswap(dest, src, length);
\r
131 unsigned char *b1 = Pico_mcd->word_ram2M + dep;
\r
132 unsigned char *b2 = (unsigned char *)(dest+length) - 4;
\r
133 dprintf("%02x %02x %02x %02x .. %02x %02x %02x %02x",
\r
134 b1[0], b1[1], b1[2], b1[3], b2[0], b2[1], b2[2], b2[3]);
\r
138 else if (which == 4) // PCM RAM (check: popful Mail)
\r
140 dep = (DMA_Adr & 0x03FF) << 2;
\r
141 cdprintf("CD DMA # %04x -> PCM[%i] # %04x, len=%i",
\r
142 Pico_mcd->cdc.DAC.N, Pico_mcd->pcm.bank, dep, length);
\r
143 dest = (unsigned short *) (Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank] + dep);
\r
145 if (Pico_mcd->cdc.DAC.N & 1) /* unaligned src? */
\r
146 memcpy(dest, src, length*2);
\r
147 else memcpy16(dest, (unsigned short *) src, length);
\r
149 else if (which == 5) // PRG RAM
\r
151 dep = DMA_Adr << 3;
\r
152 dest = (unsigned short *) (Pico_mcd->prg_ram + dep);
\r
153 cdprintf("CD DMA # %04x -> prg_ram # %06x, len=%i",
\r
154 Pico_mcd->cdc.DAC.N, dep, length);
\r
156 memcpy16bswap(dest, src, length);
\r
159 unsigned char *b1 = Pico_mcd->prg_ram + dep;
\r
160 unsigned char *b2 = (unsigned char *)(dest+length) - 4;
\r
161 dprintf("%02x %02x %02x %02x .. %02x %02x %02x %02x",
\r
162 b1[0], b1[1], b1[2], b1[3], b2[0], b2[1], b2[2], b2[3]);
\r
167 Pico_mcd->cdc.DAC.N = (Pico_mcd->cdc.DAC.N + length) & 0xFFFF;
\r
168 if (Pico_mcd->scd.Status_CDC & 0x08) Pico_mcd->cdc.DBC.N -= length;
\r
169 else Pico_mcd->cdc.DBC.N = 0;
\r
173 if (which != 4) length >>= 1;
\r
175 Pico_mcd->s68k_regs[0xA] = DMA_Adr >> 8;
\r
176 Pico_mcd->s68k_regs[0xB] = DMA_Adr;
\r
180 PICO_INTERNAL_ASM unsigned short Read_CDC_Host(int is_sub)
\r
184 if (!(Pico_mcd->scd.Status_CDC & 0x08))
\r
186 // Transfer data disabled
\r
187 cdprintf("Read_CDC_Host FIXME: Transfer data disabled");
\r
191 if ((is_sub && (Pico_mcd->s68k_regs[4] & 7) != 3) ||
\r
192 (!is_sub && (Pico_mcd->s68k_regs[4] & 7) != 2))
\r
195 cdprintf("Read_CDC_Host FIXME: Wrong setting");
\r
199 Pico_mcd->cdc.DBC.N -= 2;
\r
201 if (Pico_mcd->cdc.DBC.N <= 0)
\r
203 Pico_mcd->cdc.DBC.N = 0;
\r
204 Pico_mcd->scd.Status_CDC &= ~0x08; // Last transfer
\r
205 Pico_mcd->s68k_regs[4] |= 0x80; // End data transfer
\r
206 Pico_mcd->s68k_regs[4] &= ~0x40; // no more data ready
\r
207 Pico_mcd->cdc.IFSTAT |= 0x08; // No more data transfer in progress
\r
209 if (Pico_mcd->cdc.IFCTRL & 0x40) // DTEIEN = Data Transfer End Interrupt Enable ?
\r
211 Pico_mcd->cdc.IFSTAT &= ~0x40;
\r
213 if (Pico_mcd->s68k_regs[0x33]&(1<<5)) {
\r
214 elprintf(EL_INTS, "m68k: s68k irq 5");
\r
215 SekInterruptS68k(5);
\r
218 cdprintf("CDC - DTE interrupt");
\r
222 addr = Pico_mcd->cdc.DAC.N;
\r
223 Pico_mcd->cdc.DAC.N += 2;
\r
225 cdprintf("Read_CDC_Host sub=%i d=%04x dac=%04x dbc=%04x", is_sub,
\r
226 (Pico_mcd->cdc.Buffer[addr]<<8) | Pico_mcd->cdc.Buffer[addr+1], Pico_mcd->cdc.DAC.N, Pico_mcd->cdc.DBC.N);
\r
228 return (Pico_mcd->cdc.Buffer[addr]<<8) | Pico_mcd->cdc.Buffer[addr+1];
\r
232 PICO_INTERNAL void CDC_Update_Header(void)
\r
234 if (Pico_mcd->cdc.CTRL.B.B1 & 0x01) // Sub-Header wanted ?
\r
236 Pico_mcd->cdc.HEAD.B.B0 = 0;
\r
237 Pico_mcd->cdc.HEAD.B.B1 = 0;
\r
238 Pico_mcd->cdc.HEAD.B.B2 = 0;
\r
239 Pico_mcd->cdc.HEAD.B.B3 = 0;
\r
245 LBA_to_MSF(Pico_mcd->scd.Cur_LBA, &MSF);
\r
247 Pico_mcd->cdc.HEAD.B.B0 = INT_TO_BCDB(MSF.M);
\r
248 Pico_mcd->cdc.HEAD.B.B1 = INT_TO_BCDB(MSF.S);
\r
249 Pico_mcd->cdc.HEAD.B.B2 = INT_TO_BCDB(MSF.F);
\r
250 Pico_mcd->cdc.HEAD.B.B3 = 0x01;
\r
255 PICO_INTERNAL unsigned char CDC_Read_Reg(void)
\r
259 switch(Pico_mcd->s68k_regs[5] & 0xF)
\r
262 cdprintf("CDC read reg 00 = %.2X", Pico_mcd->cdc.COMIN);
\r
264 Pico_mcd->s68k_regs[5] = 0x1;
\r
265 return Pico_mcd->cdc.COMIN;
\r
267 case 0x1: // IFSTAT
\r
268 cdprintf("CDC read reg 01 = %.2X", Pico_mcd->cdc.IFSTAT);
\r
270 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 1); // Reg 1 (decoding)
\r
271 Pico_mcd->s68k_regs[5] = 0x2;
\r
272 return Pico_mcd->cdc.IFSTAT;
\r
275 cdprintf("CDC read reg 02 = %.2X", Pico_mcd->cdc.DBC.B.L);
\r
277 Pico_mcd->s68k_regs[5] = 0x3;
\r
278 return Pico_mcd->cdc.DBC.B.L;
\r
281 cdprintf("CDC read reg 03 = %.2X", Pico_mcd->cdc.DBC.B.H);
\r
283 Pico_mcd->s68k_regs[5] = 0x4;
\r
284 return Pico_mcd->cdc.DBC.B.H;
\r
287 cdprintf("CDC read reg 04 = %.2X", Pico_mcd->cdc.HEAD.B.B0);
\r
289 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 4); // Reg 4 (decoding)
\r
290 Pico_mcd->s68k_regs[5] = 0x5;
\r
291 return Pico_mcd->cdc.HEAD.B.B0;
\r
294 cdprintf("CDC read reg 05 = %.2X", Pico_mcd->cdc.HEAD.B.B1);
\r
296 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 5); // Reg 5 (decoding)
\r
297 Pico_mcd->s68k_regs[5] = 0x6;
\r
298 return Pico_mcd->cdc.HEAD.B.B1;
\r
301 cdprintf("CDC read reg 06 = %.2X", Pico_mcd->cdc.HEAD.B.B2);
\r
303 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 6); // Reg 6 (decoding)
\r
304 Pico_mcd->s68k_regs[5] = 0x7;
\r
305 return Pico_mcd->cdc.HEAD.B.B2;
\r
308 cdprintf("CDC read reg 07 = %.2X", Pico_mcd->cdc.HEAD.B.B3);
\r
310 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 7); // Reg 7 (decoding)
\r
311 Pico_mcd->s68k_regs[5] = 0x8;
\r
312 return Pico_mcd->cdc.HEAD.B.B3;
\r
315 cdprintf("CDC read reg 08 = %.2X", Pico_mcd->cdc.PT.B.L);
\r
317 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 8); // Reg 8 (decoding)
\r
318 Pico_mcd->s68k_regs[5] = 0x9;
\r
319 return Pico_mcd->cdc.PT.B.L;
\r
322 cdprintf("CDC read reg 09 = %.2X", Pico_mcd->cdc.PT.B.H);
\r
324 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 9); // Reg 9 (decoding)
\r
325 Pico_mcd->s68k_regs[5] = 0xA;
\r
326 return Pico_mcd->cdc.PT.B.H;
\r
329 cdprintf("CDC read reg 10 = %.2X", Pico_mcd->cdc.WA.B.L);
\r
331 Pico_mcd->s68k_regs[5] = 0xB;
\r
332 return Pico_mcd->cdc.WA.B.L;
\r
335 cdprintf("CDC read reg 11 = %.2X", Pico_mcd->cdc.WA.B.H);
\r
337 Pico_mcd->s68k_regs[5] = 0xC;
\r
338 return Pico_mcd->cdc.WA.B.H;
\r
341 cdprintf("CDC read reg 12 = %.2X", Pico_mcd->cdc.STAT.B.B0);
\r
343 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 12); // Reg 12 (decoding)
\r
344 Pico_mcd->s68k_regs[5] = 0xD;
\r
345 return Pico_mcd->cdc.STAT.B.B0;
\r
348 cdprintf("CDC read reg 13 = %.2X", Pico_mcd->cdc.STAT.B.B1);
\r
350 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 13); // Reg 13 (decoding)
\r
351 Pico_mcd->s68k_regs[5] = 0xE;
\r
352 return Pico_mcd->cdc.STAT.B.B1;
\r
355 cdprintf("CDC read reg 14 = %.2X", Pico_mcd->cdc.STAT.B.B2);
\r
357 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 14); // Reg 14 (decoding)
\r
358 Pico_mcd->s68k_regs[5] = 0xF;
\r
359 return Pico_mcd->cdc.STAT.B.B2;
\r
362 cdprintf("CDC read reg 15 = %.2X", Pico_mcd->cdc.STAT.B.B3);
\r
364 ret = Pico_mcd->cdc.STAT.B.B3;
\r
365 Pico_mcd->cdc.IFSTAT |= 0x20; // decoding interrupt flag cleared
\r
366 if ((Pico_mcd->cdc.CTRL.B.B0 & 0x80) && (Pico_mcd->cdc.IFCTRL & 0x20))
\r
368 if ((Pico_mcd->cdc.Decode_Reg_Read & 0x73F2) == 0x73F2)
\r
369 Pico_mcd->cdc.STAT.B.B3 = 0x80;
\r
378 PICO_INTERNAL void CDC_Write_Reg(unsigned char Data)
\r
380 cdprintf("CDC write reg%02d = %.2X", Pico_mcd->s68k_regs[5] & 0xF, Data);
\r
382 switch (Pico_mcd->s68k_regs[5] & 0xF)
\r
385 Pico_mcd->s68k_regs[5] = 0x1;
\r
386 Pico_mcd->cdc.SBOUT = Data;
\r
390 case 0x1: // IFCTRL
\r
391 Pico_mcd->s68k_regs[5] = 0x2;
\r
392 Pico_mcd->cdc.IFCTRL = Data;
\r
394 if ((Pico_mcd->cdc.IFCTRL & 0x02) == 0) // Stop data transfer
\r
396 Pico_mcd->cdc.DBC.N = 0;
\r
397 Pico_mcd->scd.Status_CDC &= ~0x08;
\r
398 Pico_mcd->cdc.IFSTAT |= 0x08; // No more data transfer in progress
\r
403 Pico_mcd->s68k_regs[5] = 0x3;
\r
404 Pico_mcd->cdc.DBC.B.L = Data;
\r
409 Pico_mcd->s68k_regs[5] = 0x4;
\r
410 Pico_mcd->cdc.DBC.B.H = Data;
\r
415 Pico_mcd->s68k_regs[5] = 0x5;
\r
416 Pico_mcd->cdc.DAC.B.L = Data;
\r
421 Pico_mcd->s68k_regs[5] = 0x6;
\r
422 Pico_mcd->cdc.DAC.B.H = Data;
\r
427 if (Pico_mcd->cdc.IFCTRL & 0x02) // Data transfer enable ?
\r
429 Pico_mcd->cdc.IFSTAT &= ~0x08; // Data transfer in progress
\r
430 Pico_mcd->scd.Status_CDC |= 0x08; // Data transfer in progress
\r
431 Pico_mcd->s68k_regs[4] &= 0x7F; // A data transfer start
\r
433 cdprintf("************** Starting Data Transfer ***********");
\r
434 cdprintf("RS0 = %.4X DAC = %.4X DBC = %.4X DMA adr = %.4X\n\n", Pico_mcd->s68k_regs[4]<<8,
\r
435 Pico_mcd->cdc.DAC.N, Pico_mcd->cdc.DBC.N, (Pico_mcd->s68k_regs[0xA]<<8) | Pico_mcd->s68k_regs[0xB]);
\r
440 Pico_mcd->cdc.IFSTAT |= 0x40; // end data transfer interrupt flag cleared
\r
444 Pico_mcd->s68k_regs[5] = 0x9;
\r
445 Pico_mcd->cdc.WA.B.L = Data;
\r
450 Pico_mcd->s68k_regs[5] = 0xA;
\r
451 Pico_mcd->cdc.WA.B.H = Data;
\r
456 Pico_mcd->s68k_regs[5] = 0xB;
\r
457 Pico_mcd->cdc.CTRL.B.B0 = Data;
\r
462 Pico_mcd->s68k_regs[5] = 0xC;
\r
463 Pico_mcd->cdc.CTRL.B.B1 = Data;
\r
468 Pico_mcd->s68k_regs[5] = 0xD;
\r
469 Pico_mcd->cdc.PT.B.L = Data;
\r
474 Pico_mcd->s68k_regs[5] = 0xE;
\r
475 Pico_mcd->cdc.PT.B.H = Data;
\r
480 Pico_mcd->cdc.CTRL.B.B2 = Data;
\r
490 static int bswapwrite(int a, unsigned short d)
\r
492 *(unsigned short *)(Pico_mcd->s68k_regs + a) = (d>>8)|(d<<8);
\r
493 return d + (d >> 8);
\r
496 PICO_INTERNAL void CDD_Export_Status(void)
\r
500 csum = bswapwrite( 0x38+0, Pico_mcd->cdd.Status);
\r
501 csum += bswapwrite( 0x38+2, Pico_mcd->cdd.Minute);
\r
502 csum += bswapwrite( 0x38+4, Pico_mcd->cdd.Seconde);
\r
503 csum += bswapwrite( 0x38+6, Pico_mcd->cdd.Frame);
\r
504 Pico_mcd->s68k_regs[0x38+8] = Pico_mcd->cdd.Ext;
\r
505 csum += Pico_mcd->cdd.Ext;
\r
506 Pico_mcd->s68k_regs[0x38+9] = ~csum & 0xf;
\r
508 Pico_mcd->s68k_regs[0x37] &= 3; // CDD.Control
\r
510 if (Pico_mcd->s68k_regs[0x33] & (1<<4))
\r
512 elprintf(EL_INTS, "cdd export irq 4");
\r
513 SekInterruptS68k(4);
\r
516 // cdprintf("CDD exported status\n");
\r
517 cdprintf("out: Status=%.4X, Minute=%.4X, Second=%.4X, Frame=%.4X Checksum=%.4X",
\r
518 (Pico_mcd->s68k_regs[0x38+0] << 8) | Pico_mcd->s68k_regs[0x38+1],
\r
519 (Pico_mcd->s68k_regs[0x38+2] << 8) | Pico_mcd->s68k_regs[0x38+3],
\r
520 (Pico_mcd->s68k_regs[0x38+4] << 8) | Pico_mcd->s68k_regs[0x38+5],
\r
521 (Pico_mcd->s68k_regs[0x38+6] << 8) | Pico_mcd->s68k_regs[0x38+7],
\r
522 (Pico_mcd->s68k_regs[0x38+8] << 8) | Pico_mcd->s68k_regs[0x38+9]);
\r
526 PICO_INTERNAL void CDD_Import_Command(void)
\r
528 // cdprintf("CDD importing command\n");
\r
529 cdprintf("in: Command=%.4X, Minute=%.4X, Second=%.4X, Frame=%.4X Checksum=%.4X",
\r
530 (Pico_mcd->s68k_regs[0x38+10+0] << 8) | Pico_mcd->s68k_regs[0x38+10+1],
\r
531 (Pico_mcd->s68k_regs[0x38+10+2] << 8) | Pico_mcd->s68k_regs[0x38+10+3],
\r
532 (Pico_mcd->s68k_regs[0x38+10+4] << 8) | Pico_mcd->s68k_regs[0x38+10+5],
\r
533 (Pico_mcd->s68k_regs[0x38+10+6] << 8) | Pico_mcd->s68k_regs[0x38+10+7],
\r
534 (Pico_mcd->s68k_regs[0x38+10+8] << 8) | Pico_mcd->s68k_regs[0x38+10+9]);
\r
536 switch (Pico_mcd->s68k_regs[0x38+10+0])
\r
538 case 0x0: // STATUS (?)
\r
539 Get_Status_CDD_c0();
\r
542 case 0x1: // STOP ALL (?)
\r
546 case 0x2: // GET TOC INFORMATIONS
\r
547 switch(Pico_mcd->s68k_regs[0x38+10+3])
\r
549 case 0x0: // get current position (MSF format)
\r
550 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00);
\r
554 case 0x1: // get elapsed time of current track played/scanned (relative MSF format)
\r
555 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 1;
\r
556 Get_Track_Pos_CDD_c21();
\r
559 case 0x2: // get current track in RS2-RS3
\r
560 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 2;
\r
561 Get_Current_Track_CDD_c22();
\r
564 case 0x3: // get total length (MSF format)
\r
565 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 3;
\r
566 Get_Total_Lenght_CDD_c23();
\r
569 case 0x4: // first & last track number
\r
570 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 4;
\r
571 Get_First_Last_Track_CDD_c24();
\r
574 case 0x5: // get track addresse (MSF format)
\r
575 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 5;
\r
576 Get_Track_Adr_CDD_c25();
\r
579 default : // invalid, then we return status
\r
580 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 0xF;
\r
581 Get_Status_CDD_c0();
\r
594 case 0x6: // PAUSE/STOP
\r
598 case 0x7: // RESUME
\r
602 case 0x8: // FAST FOWARD
\r
603 Fast_Foward_CDD_c8();
\r
606 case 0x9: // FAST REWIND
\r
607 Fast_Rewind_CDD_c9();
\r
610 case 0xA: // RECOVER INITIAL STATE (?)
\r
614 case 0xC: // CLOSE TRAY
\r
615 Close_Tray_CDD_cC();
\r
618 case 0xD: // OPEN TRAY
\r
619 Open_Tray_CDD_cD();
\r
622 default: // UNKNOWN
\r