1 // This is part of Pico Library
\r
3 // (c) Copyright 2004 Dave, All rights reserved.
\r
4 // (c) Copyright 2006 notaz, All rights reserved.
\r
5 // Free for non-commercial use.
\r
7 // For commercial use, separate licencing terms must be obtained.
\r
9 // A68K no longer supported here
\r
11 //#define __debug_io
\r
13 #include "../PicoInt.h"
\r
15 #include "../sound/sound.h"
\r
16 #include "../sound/ym2612.h"
\r
17 #include "../sound/sn76496.h"
\r
19 typedef unsigned char u8;
\r
20 typedef unsigned short u16;
\r
21 typedef unsigned int u32;
\r
23 //#define __debug_io
\r
24 //#define __debug_io2
\r
26 // -----------------------------------------------------------------
\r
28 extern m68ki_cpu_core m68ki_cpu;
\r
30 extern int counter75hz;
\r
33 static u32 m68k_reg_read16(u32 a, int realsize)
\r
37 dprintf("m68k_regs r%2i: [%02x] @%06x", realsize&~1, a+(realsize&1), SekPc);
\r
41 d = (Pico_mcd->m68k_regs[a]<<8) | Pico_mcd->m68k_regs[a+1] | 1; // for now 2M to m68k
\r
44 dprintf("m68k host data read");
\r
45 d = Read_CDC_Host(0);
\r
48 dprintf("m68k stopwatch read");
\r
53 d = (Pico_mcd->m68k_regs[a]<<8) | Pico_mcd->m68k_regs[a+1];
\r
58 // comm flag/cmd/status (0xE-0x2F)
\r
59 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
63 dprintf("m68k_regs invalid read @ %02x", a);
\r
67 dprintf("ret = %04x", d);
\r
71 static void m68k_reg_write8(u32 a, u32 d, int realsize)
\r
74 dprintf("m68k_regs w%2i: [%02x] %02x @%06x", realsize, a, d, SekPc);
\r
78 if ((d&1) && (Pico_mcd->s68k_regs[0x33]&(1<<2))) { dprintf("m68k: s68k irq 2"); SekInterruptS68k(2); }
\r
81 if (!(d&1)) PicoMCD |= 2; // reset pending, needed to be sure we fetch the right vectors on reset
\r
82 if ( (Pico_mcd->m68k_regs[1]&1) != (d&1)) dprintf("m68k: s68k reset %i", !(d&1));
\r
83 if ( (Pico_mcd->m68k_regs[1]&2) != (d&2)) dprintf("m68k: s68k brq %i", (d&2)>>1);
\r
84 if (/*!(Pico_mcd->m68k_regs[1]&1) &&*/ (PicoMCD&2) && (d&3)==1) {
\r
85 SekResetS68k(); // S68k comes out of RESET or BRQ state
\r
87 dprintf("m68k: resetting s68k");
\r
91 if ((Pico_mcd->m68k_regs[3]>>6) != ((d>>6)&3))
\r
92 dprintf("m68k: prg bank: %i -> %i", (Pico_mcd->m68k_regs[a]>>6), ((d>>6)&3));
\r
93 if ((Pico_mcd->m68k_regs[3]&4) != (d&4)) dprintf("m68k: ram mode %i mbit", (d&4) ? 1 : 2);
\r
94 if ((Pico_mcd->m68k_regs[3]&2) != (d&2)) dprintf("m68k: %s", (d&4) ? ((d&2) ? "word swap req" : "noop?") :
\r
95 ((d&2) ? "word ram to s68k" : "word ram to m68k"));
\r
98 dprintf("m68k: comm flag: %02x", d);
\r
100 dprintf("s68k @ %06x", SekPcS68k);
\r
102 Pico_mcd->s68k_regs[0xe] = d;
\r
106 if ((a&0xff) == 0x10) {
\r
107 Pico_mcd->s68k_regs[a] = d;
\r
110 if (a >= 0x20 || (a >= 0xa && a <= 0xd) || a == 0x0f)
\r
111 dprintf("m68k: invalid write?");
\r
114 Pico_mcd->m68k_regs[a] = (u8) d;
\r
119 static u32 s68k_reg_read16(u32 a, int realsize)
\r
124 dprintf("s68k_regs r%2i: [%02x] @ %06x", realsize&~1, a+(realsize&1), SekPcS68k);
\r
128 d = 1; goto end; // ver = 0, not in reset state
\r
130 d = CDC_Read_Reg();
\r
133 dprintf("s68k host data read");
\r
134 d = Read_CDC_Host(1);
\r
137 dprintf("s68k stopwatch read");
\r
139 case 0x34: // fader
\r
140 d = 0; // no busy bit
\r
144 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
148 dprintf("ret = %04x", d);
\r
153 static void s68k_reg_write8(u32 a, u32 d, int realsize)
\r
156 dprintf("s68k_regs w%2i: [%02x] %02x @ %06x", realsize, a, d, SekPcS68k);
\r
158 // TODO: review against Gens
\r
161 dprintf("s68k CDC dest: %x", d&7);
\r
162 Pico_mcd->s68k_regs[4] = (Pico_mcd->s68k_regs[4]&0xC0) | (d&7); // CDC mode
\r
165 dprintf("s68k CDC reg addr: %x", d&0xf);
\r
171 dprintf("s68k set CDC dma addr");
\r
173 case 0x33: // IRQ mask
\r
174 dprintf("s68k irq mask: %02x", d);
\r
175 if ((d&(1<<4)) && (Pico_mcd->s68k_regs[0x37]&4) && !(Pico_mcd->s68k_regs[0x33]&(1<<4))) {
\r
176 CDD_Export_Status();
\r
177 // counter75hz = 0; // ???
\r
180 case 0x34: // fader
\r
181 Pico_mcd->s68k_regs[a] = (u8) d & 0x7f;
\r
184 if ((d&4) && !(Pico_mcd->s68k_regs[0x37]&4)) {
\r
185 CDD_Export_Status();
\r
186 // counter75hz = 0; // ???
\r
190 Pico_mcd->s68k_regs[a] = (u8) d;
\r
191 CDD_Import_Command();
\r
195 if ((a&0x1f0) == 0x10 || a == 0x0e || (a >= 0x38 && a < 0x42))
\r
197 dprintf("m68k: invalid write @ %02x?", a);
\r
201 Pico_mcd->s68k_regs[a] = (u8) d;
\r
208 static int PadRead(int i)
\r
210 int pad=0,value=0,TH;
\r
211 pad=~PicoPad[i]; // Get inverse of pad MXYZ SACB RLDU
\r
212 TH=Pico.ioports[i+1]&0x40;
\r
214 if(PicoOpt & 0x20) { // 6 button gamepad enabled
\r
215 int phase = Pico.m.padTHPhase[i];
\r
217 if(phase == 2 && !TH) {
\r
218 value=(pad&0xc0)>>2; // ?0SA 0000
\r
220 } else if(phase == 3 && TH) {
\r
221 value=(pad&0x30)|((pad>>8)&0xf); // ?1CB MXYZ
\r
223 } else if(phase == 3 && !TH) {
\r
224 value=((pad&0xc0)>>2)|0x0f; // ?0SA 1111
\r
229 if(TH) value=(pad&0x3f); // ?1CB RLDU
\r
230 else value=((pad&0xc0)>>2)|(pad&3); // ?0SA 00DU
\r
234 // orr the bits, which are set as output
\r
235 value |= Pico.ioports[i+1]&Pico.ioports[i+4];
\r
237 return value; // will mirror later
\r
240 static u8 z80Read8(u32 a)
\r
242 if(Pico.m.z80Run&1) return 0;
\r
247 // Z80 disabled, do some faking
\r
248 static u8 zerosent = 0;
\r
249 if(a == Pico.m.z80_lastaddr) { // probably polling something
\r
250 u8 d = Pico.m.z80_fakeval;
\r
251 if((d & 0xf) == 0xf && !zerosent) {
\r
252 d = 0; zerosent = 1;
\r
254 Pico.m.z80_fakeval++;
\r
259 Pico.m.z80_fakeval = 0;
\r
263 Pico.m.z80_lastaddr = (u16) a;
\r
264 return Pico.zram[a];
\r
268 // for nonstandard reads
\r
269 static u32 UnusualRead16(u32 a, int realsize)
\r
273 dprintf("unusual r%i: %06x @%06x", realsize&~1, (a&0xfffffe)+(realsize&1), SekPc);
\r
276 dprintf("ret = %04x", d);
\r
280 static u32 OtherRead16(u32 a, int realsize)
\r
284 if ((a&0xff0000)==0xa00000) {
\r
285 if ((a&0x4000)==0x0000) { d=z80Read8(a); d|=d<<8; goto end; } // Z80 ram (not byteswaped)
\r
286 if ((a&0x6000)==0x4000) { if(PicoOpt&1) d=YM2612Read(); else d=Pico.m.rotate++&3; goto end; } // 0x4000-0x5fff, Fudge if disabled
\r
287 d=0xffff; goto end;
\r
289 if ((a&0xffffe0)==0xa10000) { // I/O ports
\r
292 case 0: d=Pico.m.hardware; break; // Hardware value (Version register)
\r
293 case 1: d=PadRead(0); d|=Pico.ioports[1]&0x80; break;
\r
294 case 2: d=PadRead(1); d|=Pico.ioports[2]&0x80; break;
\r
295 default: d=Pico.ioports[a]; break; // IO ports can be used as RAM
\r
300 // |=0x80 for Shadow of the Beast & Super Offroad; rotate fakes next fetched instruction for Time Killers
\r
301 if (a==0xa11100) { d=((Pico.m.z80Run&1)<<8)|0x8000|Pico.m.rotate++; goto end; }
\r
303 if ((a&0xe700e0)==0xc00000) { d=PicoVideoRead(a); goto end; }
\r
305 if ((a&0xffffc0)==0xa12000) { d=m68k_reg_read16(a, realsize); goto end; }
\r
307 d = UnusualRead16(a, realsize);
\r
313 //extern UINT32 mz80GetRegisterValue(void *, UINT32);
\r
315 static void OtherWrite8(u32 a,u32 d,int realsize)
\r
317 if ((a&0xe700f9)==0xc00011||(a&0xff7ff9)==0xa07f11) { if(PicoOpt&2) SN76496Write(d); return; } // PSG Sound
\r
318 if ((a&0xff4000)==0xa00000) { if(!(Pico.m.z80Run&1)) Pico.zram[a&0x1fff]=(u8)d; return; } // Z80 ram
\r
319 if ((a&0xff6000)==0xa04000) { if(PicoOpt&1) emustatus|=YM2612Write(a&3, d); return; } // FM Sound
\r
320 if ((a&0xffffe0)==0xa10000) { // I/O ports
\r
322 // 6 button gamepad: if TH went from 0 to 1, gamepad changes state
\r
325 Pico.m.padDelay[0] = 0;
\r
326 if(!(Pico.ioports[1]&0x40) && (d&0x40)) Pico.m.padTHPhase[0]++;
\r
329 Pico.m.padDelay[1] = 0;
\r
330 if(!(Pico.ioports[2]&0x40) && (d&0x40)) Pico.m.padTHPhase[1]++;
\r
333 Pico.ioports[a]=(u8)d; // IO ports can be used as RAM
\r
337 extern int z80startCycle, z80stopCycle;
\r
338 //int lineCycles=(488-SekCyclesLeft)&0x1ff;
\r
341 // hack: detect a nasty situation where Z80 was enabled and disabled in the same 68k timeslice (Golden Axe III)
\r
342 if((PicoOpt&4) && Pico.m.z80Run==1) z80_run(20);
\r
343 z80stopCycle = SekCyclesDone();
\r
344 //z80ExtraCycles += (lineCycles>>1)-(lineCycles>>5); // only meaningful in PicoFrameHints()
\r
346 z80startCycle = SekCyclesDone();
\r
347 //if(Pico.m.scanline != -1)
\r
348 //z80ExtraCycles -= (lineCycles>>1)-(lineCycles>>5)+16;
\r
350 //dprintf("set_zrun: %i [%i|%i] zPC=%04x @%06x", d, Pico.m.scanline, SekCyclesDone(), mz80GetRegisterValue(NULL, 0), SekPc);
\r
351 Pico.m.z80Run=(u8)d; return;
\r
353 if (a==0xa11200) { if(!(d&1)) z80_reset(); return; }
\r
355 if ((a&0xff7f00)==0xa06000) // Z80 BANK register
\r
357 Pico.m.z80_bank68k>>=1;
\r
358 Pico.m.z80_bank68k|=(d&1)<<8;
\r
359 Pico.m.z80_bank68k&=0x1ff; // 9 bits and filled in the new top one
\r
363 if ((a&0xe700e0)==0xc00000) { PicoVideoWrite(a,(u16)(d|(d<<8))); return; } // Byte access gets mirrored
\r
365 if ((a&0xffffc0)==0xa12000) { m68k_reg_write8(a, d, realsize); return; }
\r
367 dprintf("strange w%i: %06x, %08x @%06x", realsize, a&0xffffff, d, SekPc);
\r
370 static void OtherWrite16(u32 a,u32 d)
\r
372 if ((a&0xe700e0)==0xc00000) { PicoVideoWrite(a,(u16)d); return; }
\r
373 if ((a&0xff4000)==0xa00000) { if(!(Pico.m.z80Run&1)) Pico.zram[a&0x1fff]=(u8)(d>>8); return; } // Z80 ram (MSB only)
\r
375 if ((a&0xffffe0)==0xa10000) { // I/O ports
\r
377 // 6 button gamepad: if TH went from 0 to 1, gamepad changes state
\r
380 Pico.m.padDelay[0] = 0;
\r
381 if(!(Pico.ioports[1]&0x40) && (d&0x40)) Pico.m.padTHPhase[0]++;
\r
384 Pico.m.padDelay[1] = 0;
\r
385 if(!(Pico.ioports[2]&0x40) && (d&0x40)) Pico.m.padTHPhase[1]++;
\r
388 Pico.ioports[a]=(u8)d; // IO ports can be used as RAM
\r
391 if (a==0xa11100) { OtherWrite8(a, d>>8, 16); return; }
\r
392 if (a==0xa11200) { if(!(d&0x100)) z80_reset(); return; }
\r
394 OtherWrite8(a, d>>8, 16);
\r
395 OtherWrite8(a+1,d&0xff, 16);
\r
398 // -----------------------------------------------------------------
\r
399 // Read Rom and read Ram
\r
401 u8 PicoReadM68k8(u32 a)
\r
405 if ((a&0xe00000)==0xe00000) { d = *(u8 *)(Pico.ram+((a^1)&0xffff)); goto end; } // Ram
\r
409 if (a < 0x20000) { d = *(u8 *)(Pico_mcd->bios+(a^1)); goto end; } // bios
\r
412 if ((a&0xfe0000)==0x020000) {
\r
413 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->m68k_regs[3]>>6];
\r
414 d = *(prg_bank+((a^1)&0x1ffff));
\r
418 if ((a&0xff4000)==0xa00000) { d=z80Read8(a); goto end; } // Z80 Ram
\r
420 d=OtherRead16(a&~1, 8|(a&1)); if ((a&1)==0) d>>=8;
\r
425 dprintf("r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPc);
\r
430 u16 PicoReadM68k16(u32 a)
\r
434 if ((a&0xe00000)==0xe00000) { d=*(u16 *)(Pico.ram+(a&0xfffe)); goto end; } // Ram
\r
438 if (a < 0x20000) { d = *(u16 *)(Pico_mcd->bios+a); goto end; } // bios
\r
441 if ((a&0xfe0000)==0x020000) {
\r
442 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->m68k_regs[3]>>6];
\r
443 d = *(u16 *)(prg_bank+(a&0x1fffe));
\r
447 d = (u16)OtherRead16(a, 16);
\r
452 dprintf("r16: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
457 u32 PicoReadM68k32(u32 a)
\r
461 if ((a&0xe00000)==0xe00000) { u16 *pm=(u16 *)(Pico.ram+(a&0xfffe)); d = (pm[0]<<16)|pm[1]; goto end; } // Ram
\r
465 if (a < 0x20000) { u16 *pm=(u16 *)(Pico_mcd->bios+a); d = (pm[0]<<16)|pm[1]; goto end; } // bios
\r
468 if ((a&0xfe0000)==0x020000) {
\r
469 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->m68k_regs[3]>>6];
\r
470 u16 *pm=(u16 *)(prg_bank+(a&0x1fffe));
\r
471 d = (pm[0]<<16)|pm[1];
\r
475 d = (OtherRead16(a, 32)<<16)|OtherRead16(a+2, 32);
\r
479 dprintf("r32: %06x, %08x @%06x", a&0xffffff, d, SekPc);
\r
484 // -----------------------------------------------------------------
\r
487 void PicoWriteM68k8(u32 a,u8 d)
\r
490 dprintf("w8 : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
492 //if ((a&0xe0ffff)==0xe0a9ba+0x69c)
\r
493 // dprintf("w8 : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
496 if ((a&0xe00000)==0xe00000) { u8 *pm=(u8 *)(Pico.ram+((a^1)&0xffff)); pm[0]=d; return; } // Ram
\r
501 if ((a&0xfe0000)==0x020000) {
\r
502 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->m68k_regs[3]>>6];
\r
503 u8 *pm=(u8 *)(prg_bank+((a^1)&0x1ffff));
\r
508 OtherWrite8(a,d,8);
\r
511 void PicoWriteM68k16(u32 a,u16 d)
\r
514 dprintf("w16: %06x, %04x", a&0xffffff, d);
\r
516 //if ((a&0xe0ffff)==0xe0AF0E+0x69c||(a&0xe0ffff)==0xe0A9A8+0x69c||(a&0xe0ffff)==0xe0A9AA+0x69c||(a&0xe0ffff)==0xe0A9AC+0x69c)
\r
517 // dprintf("w16: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
519 if ((a&0xe00000)==0xe00000) { *(u16 *)(Pico.ram+(a&0xfffe))=d; return; } // Ram
\r
524 if ((a&0xfe0000)==0x020000) {
\r
525 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->m68k_regs[3]>>6];
\r
526 *(u16 *)(prg_bank+(a&0x1fffe))=d;
\r
534 void PicoWriteM68k32(u32 a,u32 d)
\r
537 dprintf("w32: %06x, %08x", a&0xffffff, d);
\r
540 if ((a&0xe00000)==0xe00000)
\r
543 u16 *pm=(u16 *)(Pico.ram+(a&0xfffe));
\r
544 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
551 if ((a&0xfe0000)==0x020000) {
\r
552 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->m68k_regs[3]>>6];
\r
553 u16 *pm=(u16 *)(prg_bank+(a&0x1fffe));
\r
554 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
559 OtherWrite16(a, (u16)(d>>16));
\r
560 OtherWrite16(a+2,(u16)d);
\r
564 // -----------------------------------------------------------------
\r
567 u8 PicoReadS68k8(u32 a)
\r
575 d = *(Pico_mcd->prg_ram+(a^1));
\r
580 if ((a&0xfffe00) == 0xff8000) {
\r
581 d = s68k_reg_read16(a&~1, 8|(a&1)); if ((a&1)==0) d>>=8;
\r
585 dprintf("s68k r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPcS68k);
\r
590 dprintf("s68k r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPcS68k);
\r
595 u16 PicoReadS68k16(u32 a)
\r
603 d = *(u16 *)(Pico_mcd->prg_ram+a);
\r
608 if ((a&0xfffe00) == 0xff8000) {
\r
609 d = s68k_reg_read16(a, 16);
\r
613 dprintf("s68k r16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
618 dprintf("s68k r16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
623 u32 PicoReadS68k32(u32 a)
\r
631 u16 *pm=(u16 *)(Pico_mcd->prg_ram+a);
\r
632 d = (pm[0]<<16)|pm[1];
\r
637 if ((a&0xfffe00) == 0xff8000) {
\r
638 d = (s68k_reg_read16(a, 32)<<16)|s68k_reg_read16(a+2, 32);
\r
642 dprintf("s68k r32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
647 dprintf("s68k r32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
652 // -----------------------------------------------------------------
\r
654 void PicoWriteS68k8(u32 a,u8 d)
\r
657 dprintf("s68k w8 : %06x, %02x @%06x", a&0xffffff, d, SekPcS68k);
\r
664 u8 *pm=(u8 *)(Pico_mcd->prg_ram+(a^1));
\r
670 if ((a&0xfffe00) == 0xff8000) {
\r
671 s68k_reg_write8(a,d,8);
\r
675 dprintf("s68k w8 : %06x, %02x @%06x", a&0xffffff, d, SekPcS68k);
\r
678 void PicoWriteS68k16(u32 a,u16 d)
\r
681 dprintf("s68k w16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
688 *(u16 *)(Pico_mcd->prg_ram+a)=d;
\r
693 if ((a&0xfffe00) == 0xff8000) {
\r
694 s68k_reg_write8(a, d>>8, 16);
\r
695 s68k_reg_write8(a+1,d&0xff, 16);
\r
699 dprintf("s68k w16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
702 void PicoWriteS68k32(u32 a,u32 d)
\r
705 dprintf("s68k w32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
712 u16 *pm=(u16 *)(Pico_mcd->prg_ram+a);
\r
713 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
718 if ((a&0xfffe00) == 0xff8000) {
\r
719 s68k_reg_write8(a, d>>24, 32);
\r
720 s68k_reg_write8(a+1,(d>>16)&0xff, 32);
\r
721 s68k_reg_write8(a+2,(d>>8) &0xff, 32);
\r
722 s68k_reg_write8(a+3, d &0xff, 32);
\r
726 dprintf("s68k w32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
731 // -----------------------------------------------------------------
\r
734 unsigned char PicoReadCD8w (unsigned int a) {
\r
735 return m68ki_cpu_p == &PicoS68kCPU ? PicoReadS68k8(a) : PicoReadM68k8(a);
\r
737 unsigned short PicoReadCD16w(unsigned int a) {
\r
738 return m68ki_cpu_p == &PicoS68kCPU ? PicoReadS68k16(a) : PicoReadM68k16(a);
\r
740 unsigned int PicoReadCD32w(unsigned int a) {
\r
741 return m68ki_cpu_p == &PicoS68kCPU ? PicoReadS68k32(a) : PicoReadM68k32(a);
\r
743 void PicoWriteCD8w (unsigned int a, unsigned char d) {
\r
744 if (m68ki_cpu_p == &PicoS68kCPU) PicoWriteS68k8(a, d); else PicoWriteM68k8(a, d);
\r
746 void PicoWriteCD16w(unsigned int a, unsigned short d) {
\r
747 if (m68ki_cpu_p == &PicoS68kCPU) PicoWriteS68k16(a, d); else PicoWriteM68k16(a, d);
\r
749 void PicoWriteCD32w(unsigned int a, unsigned int d) {
\r
750 if (m68ki_cpu_p == &PicoS68kCPU) PicoWriteS68k32(a, d); else PicoWriteM68k32(a, d);
\r
753 // these are allowed to access RAM
\r
754 unsigned int m68k_read_pcrelative_CD8 (unsigned int a) {
\r
756 if(m68ki_cpu_p == &PicoS68kCPU) {
\r
757 if (a < 0x80000) return *(u8 *)(Pico_mcd->prg_ram+(a^1)); // PRG Ram
\r
758 else dprintf("s68k read_pcrel8 @ %06x", a);
\r
760 if(a<Pico.romsize) return *(u8 *)(Pico.rom+(a^1)); // Rom
\r
761 if((a&0xe00000)==0xe00000) return *(u8 *)(Pico.ram+((a^1)&0xffff)); // Ram
\r
763 return 0;//(u8) lastread_d;
\r
765 unsigned int m68k_read_pcrelative_CD16(unsigned int a) {
\r
767 if(m68ki_cpu_p == &PicoS68kCPU) {
\r
768 if (a < 0x80000) return *(u16 *)(Pico_mcd->prg_ram+(a&~1)); // PRG Ram
\r
769 else dprintf("s68k read_pcrel16 @ %06x", a);
\r
771 if(a<Pico.romsize) return *(u16 *)(Pico.rom+(a&~1)); // Rom
\r
772 if((a&0xe00000)==0xe00000) return *(u16 *)(Pico.ram+(a&0xfffe)); // Ram
\r
774 return 0;//(u16) lastread_d;
\r
776 unsigned int m68k_read_pcrelative_CD32(unsigned int a) {
\r
778 if(m68ki_cpu_p == &PicoS68kCPU) {
\r
779 if (a < 0x80000) { u16 *pm=(u16 *)(Pico_mcd->prg_ram+(a&~1)); return (pm[0]<<16)|pm[1]; } // PRG Ram
\r
780 else dprintf("s68k read_pcrel32 @ %06x", a);
\r
782 if(a<Pico.romsize) { u16 *pm=(u16 *)(Pico.rom+(a&~1)); return (pm[0]<<16)|pm[1]; }
\r
783 if((a&0xe00000)==0xe00000) { u16 *pm=(u16 *)(Pico.ram+(a&0xfffe)); return (pm[0]<<16)|pm[1]; } // Ram
\r
785 return 0; //lastread_d;
\r