1 // Pico Library - Header File
\r
3 // (c) Copyright 2004 Dave, All rights reserved.
\r
4 // (c) Copyright 2006 notaz, All rights reserved.
\r
5 // Free for non-commercial use.
\r
7 // For commercial use, separate licencing terms must be obtained.
\r
16 // to select core, define EMU_C68K, EMU_M68K or EMU_A68K in your makefile or project
\r
23 // ----------------------- 68000 CPU -----------------------
\r
25 #include "../cpu/Cyclone/Cyclone.h"
\r
26 extern struct Cyclone PicoCpu, PicoCpuS68k;
\r
27 #define SekCyclesLeft PicoCpu.cycles // cycles left for this run
\r
28 #define SekSetCyclesLeft(c) PicoCpu.cycles=c
\r
29 #define SekPc (PicoCpu.pc-PicoCpu.membase)
\r
30 #define SekPcS68k (PicoCpuS68k.pc-PicoCpuS68k.membase)
\r
34 void __cdecl M68000_RUN();
\r
35 // The format of the data in a68k.asm (at the _M68000_regs location)
\r
38 unsigned int d[8],a[8];
\r
39 unsigned int isp,srh,ccr,xc,pc,irq,sr;
\r
40 int (*IrqCallback) (int nIrq);
\r
42 void *pResetCallback;
\r
43 unsigned int sfc,dfc,usp,vbr;
\r
44 unsigned int AsmBank,CpuVersion;
\r
46 struct A68KContext M68000_regs;
\r
47 extern int m68k_ICount;
\r
48 #define SekCyclesLeft m68k_ICount
\r
49 #define SekSetCyclesLeft(c) m68k_ICount=c
\r
50 #define SekPc M68000_regs.pc
\r
54 #include "../cpu/musashi/m68kcpu.h"
\r
55 extern m68ki_cpu_core PicoM68kCPU; // MD's CPU
\r
56 extern m68ki_cpu_core PicoS68kCPU; // Mega CD's CPU
\r
57 #ifndef SekCyclesLeft
\r
58 #define SekCyclesLeft m68k_cycles_remaining()
\r
59 #define SekSetCyclesLeft(c) SET_CYCLES(c)
\r
60 #define SekPc m68k_get_reg(&PicoM68kCPU, M68K_REG_PC)
\r
61 #define SekPcS68k m68k_get_reg(&PicoS68kCPU, M68K_REG_PC)
\r
65 extern int SekCycleCnt; // cycles done in this frame
\r
66 extern int SekCycleAim; // cycle aim
\r
67 extern unsigned int SekCycleCntT; // total cycle counter, updated once per frame
\r
69 #define SekCyclesReset() {SekCycleCntT+=SekCycleCnt;SekCycleCnt=SekCycleAim=0;}
\r
70 #define SekCyclesBurn(c) SekCycleCnt+=c
\r
71 #define SekCyclesDone() (SekCycleAim-SekCyclesLeft) // nuber of cycles done in this frame (can be checked anywhere)
\r
72 #define SekCyclesDoneT() (SekCycleCntT+SekCyclesDone()) // total nuber of cycles done for this rom
\r
74 #define SekEndRun(after) { \
\r
75 SekCycleCnt -= SekCyclesLeft - after; \
\r
76 if(SekCycleCnt < 0) SekCycleCnt = 0; \
\r
77 SekSetCyclesLeft(after); \
\r
80 extern int SekCycleCntS68k;
\r
81 extern int SekCycleAimS68k;
\r
83 #define SekCyclesResetS68k() {SekCycleCntS68k=SekCycleAimS68k=0;}
\r
85 // does not work as expected
\r
86 //extern int z80ExtraCycles; // extra z80 cycles, used when z80 is [en|dis]abled
\r
90 // ---------------------------------------------------------
\r
92 // main oscillator clock which controls timing
\r
93 #define OSC_NTSC 53693100
\r
94 #define OSC_PAL 53203424 // not accurate
\r
98 unsigned char reg[0x20];
\r
99 unsigned int command; // 32-bit Command
\r
100 unsigned char pending; // 1 if waiting for second half of 32-bit command
\r
101 unsigned char type; // Command type (v/c/vsram read/write)
\r
102 unsigned short addr; // Read/Write address
\r
103 int status; // Status bits
\r
104 unsigned char pending_ints; // pending interrupts: ??VH????
\r
105 unsigned char pad[0x13];
\r
110 unsigned char rotate;
\r
111 unsigned char z80Run;
\r
112 unsigned char padTHPhase[2]; // phase of gamepad TH switches
\r
113 short scanline; // 0 to 261||311; -1 in fast mode
\r
114 char dirtyPal; // Is the palette dirty (1 - change @ this frame, 2 - some time before)
\r
115 unsigned char hardware; // Hardware value for country
\r
116 unsigned char pal; // 1=PAL 0=NTSC
\r
117 unsigned char sram_reg; // SRAM mode register. bit0: allow read? bit1: deny write? bit2: EEPROM?
\r
118 unsigned short z80_bank68k;
\r
119 unsigned short z80_lastaddr; // this is for Z80 faking
\r
120 unsigned char z80_fakeval;
\r
121 unsigned char pad0;
\r
122 unsigned char padDelay[2]; // gamepad phase time outs, so we count a delay
\r
123 unsigned short sram_addr; // EEPROM address register
\r
124 unsigned char sram_cycle; // EEPROM SRAM cycle number
\r
125 unsigned char sram_slave; // EEPROM slave word for X24C02 and better SRAMs
\r
126 unsigned char prot_bytes[2]; // simple protection fakeing
\r
127 unsigned short dma_bytes; //
\r
128 unsigned char pad[2];
\r
129 unsigned int frame_count; // mainly for movies
\r
132 // some assembly stuff depend on these, do not touch!
\r
135 unsigned char ram[0x10000]; // 0x00000 scratch ram
\r
136 unsigned short vram[0x8000]; // 0x10000
\r
137 unsigned char zram[0x2000]; // 0x20000 Z80 ram
\r
138 unsigned char ioports[0x10];
\r
139 unsigned int pad[0x3c]; // unused
\r
140 unsigned short cram[0x40]; // 0x22100
\r
141 unsigned short vsram[0x40]; // 0x22180
\r
143 unsigned char *rom; // 0x22200
\r
144 unsigned int romsize; // 0x22204
\r
147 struct PicoVideo video;
\r
153 unsigned char *data; // actual data
\r
154 unsigned int start; // start address in 68k address space
\r
156 unsigned char resize; // 1=SRAM size changed and needs to be reallocated on PicoReset
\r
157 unsigned char reg_back; // copy of Pico.m.sram_reg to set after reset
\r
158 unsigned char changed;
\r
163 #include "cd/cd_sys.h"
\r
164 #include "cd/LC89510.h"
\r
165 #include "cd/gfx_cd.h"
\r
169 unsigned char control; // reg7
\r
170 unsigned char enabled; // reg8
\r
171 unsigned char cur_ch;
\r
172 unsigned char bank;
\r
177 unsigned char regs[8];
\r
178 unsigned int addr; // played sample address
\r
185 unsigned short hint_vector;
\r
186 unsigned char busreq;
\r
187 unsigned char s68k_pend_ints;
\r
188 unsigned int state_flags; // emu state: reset_pending,
\r
189 unsigned int counter75hz;
\r
190 unsigned short audio_offset; // for savestates: play pointer offset (0-1023)
\r
191 unsigned char audio_track; // playing audio track # (zero based)
\r
194 unsigned int timer_stopwatch;
\r
200 unsigned char bios[0x20000]; // 128K
\r
202 unsigned char prg_ram[0x80000]; // 512K
\r
203 unsigned char prg_ram_b[4][0x20000];
\r
205 unsigned char word_ram[0x40000]; // 256K
\r
207 unsigned char pcm_ram[0x10000]; // 64K
\r
208 unsigned char pcm_ram_b[0x10][0x1000];
\r
210 unsigned char bram[0x2000]; // 8K
\r
211 unsigned char s68k_regs[0x200]; // GA, not CPU regs
\r
212 struct mcd_pcm pcm;
\r
213 _scd_toc TOC; // not to be saved
\r
221 #define Pico_mcd ((mcd_state *)Pico.rom)
\r
224 int PicoAreaPackCpu(unsigned char *cpu, int is_sub);
\r
225 int PicoAreaUnpackCpu(unsigned char *cpu, int is_sub);
\r
228 int PicoCdSaveState(void *file);
\r
229 int PicoCdLoadState(void *file);
\r
232 int PicoLine(int scan);
\r
233 void PicoFrameStart();
\r
236 void PicoFrameFull();
\r
239 int PicoInitPc(unsigned int pc);
\r
240 unsigned int CPU_CALL PicoRead32(unsigned int a);
\r
241 void PicoMemSetup();
\r
242 void PicoMemReset();
\r
243 //void PicoDasm(int start,int len);
\r
244 unsigned char z80_read(unsigned short a);
\r
245 unsigned short z80_read16(unsigned short a);
\r
246 void z80_write(unsigned char data, unsigned short a);
\r
247 void z80_write16(unsigned short data, unsigned short a);
\r
250 void PicoMemSetupCD();
\r
251 unsigned char PicoReadCD8 (unsigned int a);
\r
252 unsigned short PicoReadCD16(unsigned int a);
\r
253 unsigned int PicoReadCD32(unsigned int a);
\r
254 void PicoWriteCD8 (unsigned int a, unsigned char d);
\r
255 void PicoWriteCD16(unsigned int a, unsigned short d);
\r
256 void PicoWriteCD32(unsigned int a, unsigned int d);
\r
259 extern struct Pico Pico;
\r
260 extern struct PicoSRAM SRam;
\r
261 extern int emustatus;
\r
262 int CheckDMA(void);
\r
265 int PicoInitMCD(void);
\r
266 void PicoExitMCD(void);
\r
267 int PicoResetMCD(int hard);
\r
271 int SekReset(void);
\r
272 int SekInterrupt(int irq);
\r
273 void SekState(unsigned char *data);
\r
276 int SekInitS68k(void);
\r
277 int SekResetS68k(void);
\r
278 int SekInterruptS68k(int irq);
\r
281 void PicoVideoWrite(unsigned int a,unsigned short d);
\r
282 unsigned int PicoVideoRead(unsigned int a);
\r
285 void SRAMWriteEEPROM(unsigned int d);
\r
286 unsigned int SRAMReadEEPROM();
\r
287 void SRAMUpdPending(unsigned int a, unsigned int d);
\r
291 } // End of extern "C"
\r