1 // Pico Library - Internal Header File
\r
3 // (c) Copyright 2004 Dave, All rights reserved.
\r
4 // (c) Copyright 2006,2007 Grazvydas "notaz" Ignotas, all rights reserved.
\r
5 // Free for non-commercial use.
\r
7 // For commercial use, separate licencing terms must be obtained.
\r
9 #ifndef PICO_INTERNAL_INCLUDED
\r
10 #define PICO_INTERNAL_INCLUDED
\r
18 #define USE_POLL_DETECT
\r
20 #ifndef PICO_INTERNAL
\r
21 #define PICO_INTERNAL
\r
23 #ifndef PICO_INTERNAL_ASM
\r
24 #define PICO_INTERNAL_ASM
\r
27 // to select core, define EMU_C68K, EMU_M68K or EMU_F68K in your makefile or project
\r
34 // ----------------------- 68000 CPU -----------------------
\r
36 #include "../cpu/Cyclone/Cyclone.h"
\r
37 extern struct Cyclone PicoCpuCM68k, PicoCpuCS68k;
\r
38 #define SekCyclesLeftNoMCD PicoCpuCM68k.cycles // cycles left for this run
\r
39 #define SekCyclesLeft \
\r
40 (((PicoMCD&1) && (PicoOpt & 0x2000)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)
\r
41 #define SekCyclesLeftS68k \
\r
42 ((PicoOpt & 0x2000) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuCS68k.cycles)
\r
43 #define SekSetCyclesLeftNoMCD(c) PicoCpuCM68k.cycles=c
\r
44 #define SekSetCyclesLeft(c) { \
\r
45 if ((PicoMCD&1) && (PicoOpt & 0x2000)) SekCycleCnt=SekCycleAim-(c); else SekSetCyclesLeftNoMCD(c); \
\r
47 #define SekPc (PicoCpuCM68k.pc-PicoCpuCM68k.membase)
\r
48 #define SekPcS68k (PicoCpuCS68k.pc-PicoCpuCS68k.membase)
\r
49 #define SekSetStop(x) { PicoCpuCM68k.state_flags&=~1; if (x) { PicoCpuCM68k.state_flags|=1; PicoCpuCM68k.cycles=0; } }
\r
50 #define SekSetStopS68k(x) { PicoCpuCS68k.state_flags&=~1; if (x) { PicoCpuCS68k.state_flags|=1; PicoCpuCS68k.cycles=0; } }
\r
54 #include "../cpu/fame/fame.h"
\r
55 M68K_CONTEXT PicoCpuFM68k, PicoCpuFS68k;
\r
56 #define SekCyclesLeftNoMCD PicoCpuFM68k.io_cycle_counter
\r
57 #define SekCyclesLeft \
\r
58 (((PicoMCD&1) && (PicoOpt & 0x2000)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)
\r
59 #define SekCyclesLeftS68k \
\r
60 ((PicoOpt & 0x2000) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuFS68k.io_cycle_counter)
\r
61 #define SekSetCyclesLeftNoMCD(c) PicoCpuFM68k.io_cycle_counter=c
\r
62 #define SekSetCyclesLeft(c) { \
\r
63 if ((PicoMCD&1) && (PicoOpt & 0x2000)) SekCycleCnt=SekCycleAim-(c); else SekSetCyclesLeftNoMCD(c); \
\r
65 #define SekPc m68k_get_pc(&PicoCpuFM68k)
\r
66 #define SekPcS68k m68k_get_pc(&PicoCpuFS68k)
\r
67 #define SekSetStop(x) { \
\r
68 PicoCpuFM68k.execinfo &= ~M68K_HALTED; \
\r
69 if (x) { PicoCpuFM68k.execinfo |= M68K_HALTED; PicoCpuFM68k.io_cycle_counter = 0; } \
\r
71 #define SekSetStopS68k(x) { \
\r
72 PicoCpuFS68k.execinfo &= ~M68K_HALTED; \
\r
73 if (x) { PicoCpuFS68k.execinfo |= M68K_HALTED; PicoCpuFS68k.io_cycle_counter = 0; } \
\r
78 #include "../cpu/musashi/m68kcpu.h"
\r
79 extern m68ki_cpu_core PicoCpuMM68k, PicoCpuMS68k;
\r
80 #ifndef SekCyclesLeft
\r
81 #define SekCyclesLeftNoMCD PicoCpuMM68k.cyc_remaining_cycles
\r
82 #define SekCyclesLeft \
\r
83 (((PicoMCD&1) && (PicoOpt & 0x2000)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)
\r
84 #define SekCyclesLeftS68k \
\r
85 ((PicoOpt & 0x2000) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuMS68k.cyc_remaining_cycles)
\r
86 #define SekSetCyclesLeftNoMCD(c) SET_CYCLES(c)
\r
87 #define SekSetCyclesLeft(c) { \
\r
88 if ((PicoMCD&1) && (PicoOpt & 0x2000)) SekCycleCnt=SekCycleAim-(c); else SET_CYCLES(c); \
\r
90 #define SekPc m68k_get_reg(&PicoCpuMM68k, M68K_REG_PC)
\r
91 #define SekPcS68k m68k_get_reg(&PicoCpuMS68k, M68K_REG_PC)
\r
92 #define SekSetStop(x) { \
\r
93 if(x) { SET_CYCLES(0); PicoCpuMM68k.stopped=STOP_LEVEL_STOP; } \
\r
94 else PicoCpuMM68k.stopped=0; \
\r
96 #define SekSetStopS68k(x) { \
\r
97 if(x) { SET_CYCLES(0); PicoCpuMS68k.stopped=STOP_LEVEL_STOP; } \
\r
98 else PicoCpuMS68k.stopped=0; \
\r
103 extern int SekCycleCnt; // cycles done in this frame
\r
104 extern int SekCycleAim; // cycle aim
\r
105 extern unsigned int SekCycleCntT; // total cycle counter, updated once per frame
\r
107 #define SekCyclesReset() { \
\r
108 SekCycleCntT+=SekCycleAim; \
\r
109 SekCycleCnt-=SekCycleAim; \
\r
112 #define SekCyclesBurn(c) SekCycleCnt+=c
\r
113 #define SekCyclesDone() (SekCycleAim-SekCyclesLeft) // nuber of cycles done in this frame (can be checked anywhere)
\r
114 #define SekCyclesDoneT() (SekCycleCntT+SekCyclesDone()) // total nuber of cycles done for this rom
\r
116 #define SekEndRun(after) { \
\r
117 SekCycleCnt -= SekCyclesLeft - after; \
\r
118 if(SekCycleCnt < 0) SekCycleCnt = 0; \
\r
119 SekSetCyclesLeft(after); \
\r
122 extern int SekCycleCntS68k;
\r
123 extern int SekCycleAimS68k;
\r
125 #define SekCyclesResetS68k() { \
\r
126 SekCycleCntS68k-=SekCycleAimS68k; \
\r
127 SekCycleAimS68k=0; \
\r
129 #define SekCyclesDoneS68k() (SekCycleAimS68k-SekCyclesLeftS68k)
\r
132 #if defined(EMU_C68K) && defined(EMU_M68K)
\r
133 #undef SekSetCyclesLeftNoMCD
\r
134 #undef SekSetCyclesLeft
\r
135 #undef SekCyclesBurn
\r
137 #define SekSetCyclesLeftNoMCD(c)
\r
138 #define SekSetCyclesLeft(c)
\r
139 #define SekCyclesBurn(c) c
\r
140 #define SekEndRun(c)
\r
143 // ---------------------------------------------------------
\r
145 extern int PicoMCD;
\r
147 // main oscillator clock which controls timing
\r
148 #define OSC_NTSC 53693100
\r
149 // seems to be accurate, see scans from http://www.hot.ee/tmeeco/
\r
150 #define OSC_PAL 53203424
\r
154 unsigned char reg[0x20];
\r
155 unsigned int command; // 32-bit Command
\r
156 unsigned char pending; // 1 if waiting for second half of 32-bit command
\r
157 unsigned char type; // Command type (v/c/vsram read/write)
\r
158 unsigned short addr; // Read/Write address
\r
159 int status; // Status bits
\r
160 unsigned char pending_ints; // pending interrupts: ??VH????
\r
161 signed char lwrite_cnt; // VDP write count during active display line
\r
162 unsigned char pad[0x12];
\r
167 unsigned char rotate;
\r
168 unsigned char z80Run;
\r
169 unsigned char padTHPhase[2]; // 02 phase of gamepad TH switches
\r
170 short scanline; // 04 0 to 261||311; -1 in fast mode
\r
171 char dirtyPal; // 06 Is the palette dirty (1 - change @ this frame, 2 - some time before)
\r
172 unsigned char hardware; // 07 Hardware value for country
\r
173 unsigned char pal; // 08 1=PAL 0=NTSC
\r
174 unsigned char sram_reg; // SRAM mode register. bit0: allow read? bit1: deny write? bit2: EEPROM? bit4: detected? (header or by access)
\r
175 unsigned short z80_bank68k; // 0a
\r
176 unsigned short z80_lastaddr; // this is for Z80 faking
\r
177 unsigned char z80_fakeval;
\r
178 unsigned char pad0;
\r
179 unsigned char padDelay[2]; // 10 gamepad phase time outs, so we count a delay
\r
180 unsigned short eeprom_addr; // EEPROM address register
\r
181 unsigned char eeprom_cycle; // EEPROM SRAM cycle number
\r
182 unsigned char eeprom_slave; // EEPROM slave word for X24C02 and better SRAMs
\r
183 unsigned char prot_bytes[2]; // simple protection faking
\r
184 unsigned short dma_xfers;
\r
185 unsigned char pad[2];
\r
186 unsigned int frame_count; // mainly for movies
\r
189 // some assembly stuff depend on these, do not touch!
\r
192 unsigned char ram[0x10000]; // 0x00000 scratch ram
\r
193 unsigned short vram[0x8000]; // 0x10000
\r
194 unsigned char zram[0x2000]; // 0x20000 Z80 ram
\r
195 unsigned char ioports[0x10];
\r
196 unsigned int pad[0x3c]; // unused
\r
197 unsigned short cram[0x40]; // 0x22100
\r
198 unsigned short vsram[0x40]; // 0x22180
\r
200 unsigned char *rom; // 0x22200
\r
201 unsigned int romsize; // 0x22204
\r
204 struct PicoVideo video;
\r
210 unsigned char *data; // actual data
\r
211 unsigned int start; // start address in 68k address space
\r
213 unsigned char unused1; // 0c: unused
\r
214 unsigned char unused2;
\r
215 unsigned char changed;
\r
216 unsigned char eeprom_type; // eeprom type: 0: 7bit (24C01), 2: device with 2 addr words (X24C02+), 3: dev with 3 addr words
\r
217 unsigned char eeprom_abits; // eeprom access must be odd addr for: bit0 ~ cl, bit1 ~ out
\r
218 unsigned char eeprom_bit_cl; // bit number for cl
\r
219 unsigned char eeprom_bit_in; // bit number for in
\r
220 unsigned char eeprom_bit_out; // bit number for out
\r
224 #include "cd/cd_sys.h"
\r
225 #include "cd/LC89510.h"
\r
226 #include "cd/gfx_cd.h"
\r
230 unsigned char control; // reg7
\r
231 unsigned char enabled; // reg8
\r
232 unsigned char cur_ch;
\r
233 unsigned char bank;
\r
236 struct pcm_chan // 08, size 0x10
\r
238 unsigned char regs[8];
\r
239 unsigned int addr; // .08: played sample address
\r
246 unsigned short hint_vector;
\r
247 unsigned char busreq;
\r
248 unsigned char s68k_pend_ints;
\r
249 unsigned int state_flags; // 04: emu state: reset_pending, dmna_pending
\r
250 unsigned int counter75hz;
\r
251 unsigned short audio_offset; // 0c: for savestates: play pointer offset (0-1023)
\r
252 unsigned char audio_track; // playing audio track # (zero based)
\r
254 int timer_int3; // 10
\r
255 unsigned int timer_stopwatch;
\r
256 unsigned char bcram_reg; // 18: battery-backed RAM cart register
\r
257 unsigned char pad2;
\r
258 unsigned short pad3;
\r
264 unsigned char bios[0x20000]; // 000000: 128K
\r
265 union { // 020000: 512K
\r
266 unsigned char prg_ram[0x80000];
\r
267 unsigned char prg_ram_b[4][0x20000];
\r
269 union { // 0a0000: 256K
\r
271 unsigned char word_ram2M[0x40000];
\r
272 unsigned char unused[0x20000];
\r
275 unsigned char unused[0x20000];
\r
276 unsigned char word_ram1M[2][0x20000];
\r
279 union { // 100000: 64K
\r
280 unsigned char pcm_ram[0x10000];
\r
281 unsigned char pcm_ram_b[0x10][0x1000];
\r
283 unsigned char s68k_regs[0x200]; // 110000: GA, not CPU regs
\r
284 unsigned char bram[0x2000]; // 110200: 8K
\r
285 struct mcd_misc m; // 112200: misc
\r
286 struct mcd_pcm pcm; // 112240:
\r
287 _scd_toc TOC; // not to be saved
\r
294 #define Pico_mcd ((mcd_state *)Pico.rom)
\r
297 PICO_INTERNAL int PicoAreaPackCpu(unsigned char *cpu, int is_sub);
\r
298 PICO_INTERNAL int PicoAreaUnpackCpu(unsigned char *cpu, int is_sub);
\r
301 PICO_INTERNAL int PicoCdSaveState(void *file);
\r
302 PICO_INTERNAL int PicoCdLoadState(void *file);
\r
305 PICO_INTERNAL void PicoCartDetect(void);
\r
308 PICO_INTERNAL int PicoLine(int scan);
\r
309 PICO_INTERNAL void PicoFrameStart(void);
\r
312 PICO_INTERNAL void PicoFrameFull();
\r
315 PICO_INTERNAL int PicoInitPc(unsigned int pc);
\r
316 PICO_INTERNAL_ASM unsigned int PicoRead32(unsigned int a);
\r
317 PICO_INTERNAL void PicoMemSetup(void);
\r
318 PICO_INTERNAL_ASM void PicoMemReset(void);
\r
319 PICO_INTERNAL int PadRead(int i);
\r
320 PICO_INTERNAL unsigned char z80_read(unsigned short a);
\r
322 PICO_INTERNAL_ASM void z80_write(unsigned char data, unsigned short a);
\r
323 PICO_INTERNAL void z80_write16(unsigned short data, unsigned short a);
\r
324 PICO_INTERNAL unsigned short z80_read16(unsigned short a);
\r
326 PICO_INTERNAL_ASM void z80_write(unsigned int a, unsigned char data);
\r
330 PICO_INTERNAL void PicoMemSetupCD(void);
\r
331 PICO_INTERNAL_ASM void PicoMemResetCD(int r3);
\r
332 PICO_INTERNAL_ASM void PicoMemResetCDdecode(int r3);
\r
335 extern struct Pico Pico;
\r
336 extern struct PicoSRAM SRam;
\r
337 extern int emustatus;
\r
338 extern int z80startCycle, z80stopCycle; // in 68k cycles
\r
339 PICO_INTERNAL int CheckDMA(void);
\r
342 PICO_INTERNAL int PicoInitMCD(void);
\r
343 PICO_INTERNAL void PicoExitMCD(void);
\r
344 PICO_INTERNAL int PicoResetMCD(int hard);
\r
345 PICO_INTERNAL int PicoFrameMCD(void);
\r
348 PICO_INTERNAL int SekInit(void);
\r
349 PICO_INTERNAL int SekReset(void);
\r
350 PICO_INTERNAL int SekInterrupt(int irq);
\r
351 PICO_INTERNAL void SekState(int *data);
\r
352 PICO_INTERNAL void SekSetRealTAS(int use_real);
\r
355 PICO_INTERNAL int SekInitS68k(void);
\r
356 PICO_INTERNAL int SekResetS68k(void);
\r
357 PICO_INTERNAL int SekInterruptS68k(int irq);
\r
360 extern int PsndLen_exc_cnt;
\r
361 extern int PsndLen_exc_add;
\r
364 PICO_INTERNAL_ASM void PicoVideoWrite(unsigned int a,unsigned short d);
\r
365 PICO_INTERNAL_ASM unsigned int PicoVideoRead(unsigned int a);
\r
368 PICO_INTERNAL void SRAMWriteEEPROM(unsigned int d);
\r
369 PICO_INTERNAL void SRAMUpdPending(unsigned int a, unsigned int d);
\r
370 PICO_INTERNAL_ASM unsigned int SRAMReadEEPROM(void);
\r
371 PICO_INTERNAL_ASM void memcpy16(unsigned short *dest, unsigned short *src, int count);
\r
372 PICO_INTERNAL_ASM void memcpy16bswap(unsigned short *dest, void *src, int count);
\r
373 PICO_INTERNAL_ASM void memcpy32(int *dest, int *src, int count); // 32bit word count
\r
374 PICO_INTERNAL_ASM void memset32(int *dest, int c, int count);
\r
377 PICO_INTERNAL_ASM void wram_2M_to_1M(unsigned char *m);
\r
378 PICO_INTERNAL_ASM void wram_1M_to_2M(unsigned char *m);
\r
381 PICO_INTERNAL void PicoCDBufferRead(void *dest, int lba);
\r
384 PICO_INTERNAL void sound_reset(void);
\r
385 PICO_INTERNAL void sound_timers_and_dac(int raster);
\r
386 PICO_INTERNAL int sound_render(int offset, int length);
\r
387 PICO_INTERNAL void sound_clear(void);
\r
388 // z80 functionality wrappers
\r
389 PICO_INTERNAL void z80_init(void);
\r
390 PICO_INTERNAL void z80_resetCycles(void);
\r
391 PICO_INTERNAL void z80_int(void);
\r
392 PICO_INTERNAL int z80_run(int cycles);
\r
393 PICO_INTERNAL void z80_pack(unsigned char *data);
\r
394 PICO_INTERNAL void z80_unpack(unsigned char *data);
\r
395 PICO_INTERNAL void z80_reset(void);
\r
396 PICO_INTERNAL void z80_exit(void);
\r
400 } // End of extern "C"
\r
403 // emulation event logging
\r
405 #define EL_LOGMASK 0
\r
408 #define EL_HVCNT 0x0001 /* hv counter reads */
\r
409 #define EL_SR 0x0002 /* SR reads */
\r
410 #define EL_INTS 0x0004 /* ints and acks */
\r
411 #define EL_YM2612R 0x0008 /* 68k ym2612 reads */
\r
412 #define EL_INTSW 0x0010 /* log irq switching on/off */
\r
413 #define EL_ASVDP 0x0020 /* VDP accesses during active scan */
\r
414 #define EL_VDPDMA 0x0040 /* VDP DMA transfers and their timing */
\r
415 #define EL_BUSREQ 0x0080 /* z80 busreq r/w or reset w */
\r
416 #define EL_Z80BNK 0x0100 /* z80 i/o through bank area */
\r
417 #define EL_SRAMIO 0x0200 /* sram i/o */
\r
418 #define EL_EEPROM 0x0400 /* eeprom debug */
\r
419 #define EL_UIO 0x0800 /* unmapped i/o */
\r
420 #define EL_IO 0x1000 /* all i/o (TODO) */
\r
422 #define EL_STATUS 0x4000 /* status messages */
\r
423 #define EL_ANOMALY 0x8000 /* some unexpected conditions */
\r
426 #define elprintf(w,f,...) \
\r
428 if ((w) & EL_LOGMASK) \
\r
429 printf("%05i:%03i: " f "\n",Pico.m.frame_count,Pico.m.scanline,##__VA_ARGS__); \
\r
432 #define elprintf(w,f,...)
\r
435 #endif // PICO_INTERNAL_INCLUDED
\r