2 * PicoDrive - Internal Header File
\r
3 * (c) Copyright Dave, 2004
\r
4 * (C) notaz, 2006-2010
\r
6 * This work is licensed under the terms of MAME license.
\r
7 * See COPYING file in the top-level directory.
\r
10 #ifndef PICO_INTERNAL_INCLUDED
\r
11 #define PICO_INTERNAL_INCLUDED
\r
16 #include "pico_port.h"
\r
18 #include "carthw/carthw.h"
\r
21 #define USE_POLL_DETECT
\r
23 #ifndef PICO_INTERNAL
\r
24 #define PICO_INTERNAL
\r
26 #ifndef PICO_INTERNAL_ASM
\r
27 #define PICO_INTERNAL_ASM
\r
30 // to select core, define EMU_C68K, EMU_M68K or EMU_F68K in your makefile or project
\r
37 // ----------------------- 68000 CPU -----------------------
\r
39 #include "../cpu/cyclone/Cyclone.h"
\r
40 extern struct Cyclone PicoCpuCM68k, PicoCpuCS68k;
\r
41 #define SekCyclesLeft PicoCpuCM68k.cycles // cycles left for this run
\r
42 #define SekCyclesLeftS68k PicoCpuCS68k.cycles
\r
43 #define SekPc (PicoCpuCM68k.pc-PicoCpuCM68k.membase)
\r
44 #define SekPcS68k (PicoCpuCS68k.pc-PicoCpuCS68k.membase)
\r
45 #define SekDar(x) (x < 8 ? PicoCpuCM68k.d[x] : PicoCpuCM68k.a[x - 8])
\r
46 #define SekDarS68k(x) (x < 8 ? PicoCpuCS68k.d[x] : PicoCpuCS68k.a[x - 8])
\r
47 #define SekSr CycloneGetSr(&PicoCpuCM68k)
\r
48 #define SekSrS68k CycloneGetSr(&PicoCpuCS68k)
\r
49 #define SekSetStop(x) { PicoCpuCM68k.state_flags&=~1; if (x) { PicoCpuCM68k.state_flags|=1; PicoCpuCM68k.cycles=0; } }
\r
50 #define SekSetStopS68k(x) { PicoCpuCS68k.state_flags&=~1; if (x) { PicoCpuCS68k.state_flags|=1; PicoCpuCS68k.cycles=0; } }
\r
51 #define SekIsStoppedM68k() (PicoCpuCM68k.state_flags&1)
\r
52 #define SekIsStoppedS68k() (PicoCpuCS68k.state_flags&1)
\r
53 #define SekShouldInterrupt() (PicoCpuCM68k.irq > (PicoCpuCM68k.srh&7))
\r
55 #define SekNotPolling PicoCpuCM68k.not_pol
\r
56 #define SekNotPollingS68k PicoCpuCS68k.not_pol
\r
58 #define SekInterrupt(i) PicoCpuCM68k.irq=i
\r
59 #define SekIrqLevel PicoCpuCM68k.irq
\r
64 #include "../cpu/fame/fame.h"
\r
65 extern M68K_CONTEXT PicoCpuFM68k, PicoCpuFS68k;
\r
66 #define SekCyclesLeft PicoCpuFM68k.io_cycle_counter
\r
67 #define SekCyclesLeftS68k PicoCpuFS68k.io_cycle_counter
\r
68 #define SekPc fm68k_get_pc(&PicoCpuFM68k)
\r
69 #define SekPcS68k fm68k_get_pc(&PicoCpuFS68k)
\r
70 #define SekDar(x) (x < 8 ? PicoCpuFM68k.dreg[x].D : PicoCpuFM68k.areg[x - 8].D)
\r
71 #define SekDarS68k(x) (x < 8 ? PicoCpuFS68k.dreg[x].D : PicoCpuFS68k.areg[x - 8].D)
\r
72 #define SekSr PicoCpuFM68k.sr
\r
73 #define SekSrS68k PicoCpuFS68k.sr
\r
74 #define SekSetStop(x) { \
\r
75 PicoCpuFM68k.execinfo &= ~FM68K_HALTED; \
\r
76 if (x) { PicoCpuFM68k.execinfo |= FM68K_HALTED; PicoCpuFM68k.io_cycle_counter = 0; } \
\r
78 #define SekSetStopS68k(x) { \
\r
79 PicoCpuFS68k.execinfo &= ~FM68K_HALTED; \
\r
80 if (x) { PicoCpuFS68k.execinfo |= FM68K_HALTED; PicoCpuFS68k.io_cycle_counter = 0; } \
\r
82 #define SekIsStoppedM68k() (PicoCpuFM68k.execinfo&FM68K_HALTED)
\r
83 #define SekIsStoppedS68k() (PicoCpuFS68k.execinfo&FM68K_HALTED)
\r
84 #define SekShouldInterrupt() fm68k_would_interrupt()
\r
86 #define SekNotPolling PicoCpuFM68k.not_polling
\r
87 #define SekNotPollingS68k PicoCpuFS68k.not_polling
\r
89 #define SekInterrupt(irq) PicoCpuFM68k.interrupts[0]=irq
\r
90 #define SekIrqLevel PicoCpuFM68k.interrupts[0]
\r
95 #include "../cpu/musashi/m68kcpu.h"
\r
96 extern m68ki_cpu_core PicoCpuMM68k, PicoCpuMS68k;
\r
97 #ifndef SekCyclesLeft
\r
98 #define SekCyclesLeft PicoCpuMM68k.cyc_remaining_cycles
\r
99 #define SekCyclesLeftS68k PicoCpuMS68k.cyc_remaining_cycles
\r
100 #define SekPc m68k_get_reg(&PicoCpuMM68k, M68K_REG_PC)
\r
101 #define SekPcS68k m68k_get_reg(&PicoCpuMS68k, M68K_REG_PC)
\r
102 #define SekDar(x) PicoCpuMM68k.dar[x]
\r
103 #define SekDarS68k(x) PicoCpuMS68k.dar[x]
\r
104 #define SekSr m68k_get_reg(&PicoCpuMM68k, M68K_REG_SR)
\r
105 #define SekSrS68k m68k_get_reg(&PicoCpuMS68k, M68K_REG_SR)
\r
106 #define SekSetStop(x) { \
\r
107 if(x) { SET_CYCLES(0); PicoCpuMM68k.stopped=STOP_LEVEL_STOP; } \
\r
108 else PicoCpuMM68k.stopped=0; \
\r
110 #define SekSetStopS68k(x) { \
\r
111 if(x) { SET_CYCLES(0); PicoCpuMS68k.stopped=STOP_LEVEL_STOP; } \
\r
112 else PicoCpuMS68k.stopped=0; \
\r
114 #define SekIsStoppedM68k() (PicoCpuMM68k.stopped==STOP_LEVEL_STOP)
\r
115 #define SekIsStoppedS68k() (PicoCpuMS68k.stopped==STOP_LEVEL_STOP)
\r
116 #define SekShouldInterrupt() (CPU_INT_LEVEL > FLAG_INT_MASK)
\r
118 #define SekNotPolling PicoCpuMM68k.not_polling
\r
119 #define SekNotPollingS68k PicoCpuMS68k.not_polling
\r
121 // avoid m68k_set_irq() for delaying to work
\r
122 #define SekInterrupt(irq) PicoCpuMM68k.int_level = (irq) << 8
\r
123 #define SekIrqLevel (PicoCpuMM68k.int_level >> 8)
\r
128 // number of cycles done (can be checked anywhere)
\r
129 #define SekCyclesDone() (Pico.t.m68c_cnt - SekCyclesLeft)
\r
131 // burn cycles while not in SekRun() and while in
\r
132 #define SekCyclesBurn(c) Pico.t.m68c_cnt += c
\r
133 #define SekCyclesBurnRun(c) { \
\r
134 SekCyclesLeft -= c; \
\r
137 // note: sometimes may extend timeslice to delay an irq
\r
138 #define SekEndRun(after) { \
\r
139 Pico.t.m68c_cnt -= SekCyclesLeft - (after); \
\r
140 SekCyclesLeft = after; \
\r
143 extern unsigned int SekCycleCntS68k;
\r
144 extern unsigned int SekCycleAimS68k;
\r
146 #define SekEndRunS68k(after) { \
\r
147 if (SekCyclesLeftS68k > (after)) { \
\r
148 SekCycleCntS68k -= SekCyclesLeftS68k - (after); \
\r
149 SekCyclesLeftS68k = after; \
\r
153 #define SekCyclesDoneS68k() (SekCycleCntS68k - SekCyclesLeftS68k)
\r
155 // compare cycles, handling overflows
\r
157 #define CYCLES_GT(a, b) \
\r
158 ((int)((a) - (b)) > 0)
\r
160 #define CYCLES_GE(a, b) \
\r
161 ((int)((a) - (b)) >= 0)
\r
163 // ----------------------- Z80 CPU -----------------------
\r
165 #if defined(_USE_DRZ80)
\r
166 #include "../cpu/DrZ80/drz80.h"
\r
168 extern struct DrZ80 drZ80;
\r
170 #define z80_run(cycles) ((cycles) - DrZ80Run(&drZ80, cycles))
\r
171 #define z80_run_nr(cycles) DrZ80Run(&drZ80, cycles)
\r
172 #define z80_int() drZ80.Z80_IRQ = 1
\r
173 #define z80_int() drZ80.Z80_IRQ = 1
\r
174 #define z80_nmi() drZ80.Z80IF |= 8
\r
176 #define z80_cyclesLeft drZ80.cycles
\r
177 #define z80_subCLeft(c) drZ80.cycles -= c
\r
178 #define z80_pc() (drZ80.Z80PC - drZ80.Z80PC_BASE)
\r
180 #elif defined(_USE_CZ80)
\r
181 #include "../cpu/cz80/cz80.h"
\r
183 #define z80_run(cycles) Cz80_Exec(&CZ80, cycles)
\r
184 #define z80_run_nr(cycles) Cz80_Exec(&CZ80, cycles)
\r
185 #define z80_int() Cz80_Set_IRQ(&CZ80, 0, HOLD_LINE)
\r
186 #define z80_nmi() Cz80_Set_IRQ(&CZ80, IRQ_LINE_NMI, 0)
\r
188 #define z80_cyclesLeft (CZ80.ICount - CZ80.ExtraCycles)
\r
189 #define z80_subCLeft(c) CZ80.ICount -= c
\r
190 #define z80_pc() Cz80_Get_Reg(&CZ80, CZ80_PC)
\r
194 #define z80_run(cycles) (cycles)
\r
195 #define z80_run_nr(cycles)
\r
201 #define Z80_STATE_SIZE 0x60
\r
203 #define z80_resetCycles() \
\r
204 Pico.t.z80c_cnt = Pico.t.z80c_aim = Pico.t.z80_scanline = 0
\r
206 #define z80_cyclesDone() \
\r
207 (Pico.t.z80c_aim - z80_cyclesLeft)
\r
209 #define cycles_68k_to_z80(x) ((x) * 3823 >> 13)
\r
211 // ----------------------- SH2 CPU -----------------------
\r
213 #include "cpu/sh2/sh2.h"
\r
215 extern SH2 sh2s[2];
\r
216 #define msh2 sh2s[0]
\r
217 #define ssh2 sh2s[1]
\r
220 # define sh2_end_run(sh2, after_) do { \
\r
221 if ((sh2)->icount > (after_)) { \
\r
222 (sh2)->cycles_timeslice -= (sh2)->icount - (after_); \
\r
223 (sh2)->icount = after_; \
\r
226 # define sh2_cycles_left(sh2) (sh2)->icount
\r
227 # define sh2_burn_cycles(sh2, n) (sh2)->icount -= n
\r
228 # define sh2_pc(sh2) (sh2)->ppc
\r
230 # define sh2_end_run(sh2, after_) do { \
\r
231 int left_ = (signed int)(sh2)->sr >> 12; \
\r
232 if (left_ > (after_)) { \
\r
233 (sh2)->cycles_timeslice -= left_ - (after_); \
\r
234 (sh2)->sr &= 0xfff; \
\r
235 (sh2)->sr |= (after_) << 12; \
\r
238 # define sh2_cycles_left(sh2) ((signed int)(sh2)->sr >> 12)
\r
239 # define sh2_burn_cycles(sh2, n) (sh2)->sr -= ((n) << 12)
\r
240 # define sh2_pc(sh2) (sh2)->pc
\r
243 #define sh2_cycles_done(sh2) ((int)(sh2)->cycles_timeslice - sh2_cycles_left(sh2))
\r
244 #define sh2_cycles_done_t(sh2) \
\r
245 ((sh2)->m68krcycles_done * 3 + sh2_cycles_done(sh2))
\r
246 #define sh2_cycles_done_m68k(sh2) \
\r
247 ((sh2)->m68krcycles_done + (sh2_cycles_done(sh2) / 3))
\r
249 #define sh2_reg(c, x) (c) ? ssh2.r[x] : msh2.r[x]
\r
250 #define sh2_gbr(c) (c) ? ssh2.gbr : msh2.gbr
\r
251 #define sh2_vbr(c) (c) ? ssh2.vbr : msh2.vbr
\r
252 #define sh2_sr(c) (((c) ? ssh2.sr : msh2.sr) & 0xfff)
\r
254 #define sh2_set_gbr(c, v) \
\r
255 { if (c) ssh2.gbr = v; else msh2.gbr = v; }
\r
256 #define sh2_set_vbr(c, v) \
\r
257 { if (c) ssh2.vbr = v; else msh2.vbr = v; }
\r
259 #define elprintf_sh2(sh2, w, f, ...) \
\r
260 elprintf(w,"%csh2 "f,(sh2)->is_slave?'s':'m',##__VA_ARGS__)
\r
262 // ---------------------------------------------------------
\r
264 // main oscillator clock which controls timing
\r
265 #define OSC_NTSC 53693100
\r
266 #define OSC_PAL 53203424
\r
268 // PicoVideo.debug_p
\r
269 #define PVD_KILL_A (1 << 0)
\r
270 #define PVD_KILL_B (1 << 1)
\r
271 #define PVD_KILL_S_LO (1 << 2)
\r
272 #define PVD_KILL_S_HI (1 << 3)
\r
273 #define PVD_KILL_32X (1 << 4)
\r
274 #define PVD_FORCE_A (1 << 5)
\r
275 #define PVD_FORCE_B (1 << 6)
\r
276 #define PVD_FORCE_S (1 << 7)
\r
278 // PicoVideo.status, not part of real SR
\r
279 #define SR_PAL (1 << 0)
\r
280 #define SR_DMA (1 << 1)
\r
281 #define SR_HB (1 << 2)
\r
282 #define SR_VB (1 << 3)
\r
283 #define SR_ODD (1 << 4)
\r
284 #define SR_C (1 << 5)
\r
285 #define SR_SOVR (1 << 6)
\r
286 #define SR_F (1 << 7)
\r
287 #define SR_FULL (1 << 8)
\r
288 #define SR_EMPT (1 << 9)
\r
289 // not part of real SR
\r
290 #define PVS_ACTIVE (1 << 16)
\r
291 #define PVS_VB2 (1 << 17) // ignores forced blanking
\r
295 unsigned char reg[0x20];
\r
296 unsigned int command; // 32-bit Command
\r
297 unsigned char pending; // 1 if waiting for second half of 32-bit command
\r
298 unsigned char type; // Command type (v/c/vsram read/write)
\r
299 unsigned short addr; // Read/Write address
\r
300 unsigned int status; // Status bits (SR) and extra flags
\r
301 unsigned char pending_ints; // pending interrupts: ??VH????
\r
302 signed char lwrite_cnt; // VDP write count during active display line
\r
303 unsigned short v_counter; // V-counter
\r
304 unsigned short debug; // raw debug register
\r
305 unsigned char debug_p; // ... parsed: PVD_*
\r
306 unsigned char addr_u; // bit16 of .addr
\r
307 unsigned char hint_cnt;
\r
308 unsigned char pad[0x0b];
\r
313 unsigned char rotate;
\r
314 unsigned char z80Run;
\r
315 unsigned char padTHPhase[2]; // 02 phase of gamepad TH switches
\r
316 unsigned short scanline; // 04 0 to 261||311
\r
317 char dirtyPal; // 06 Is the palette dirty (1 - change @ this frame, 2 - some time before)
\r
318 unsigned char hardware; // 07 Hardware value for country
\r
319 unsigned char pal; // 08 1=PAL 0=NTSC
\r
320 unsigned char sram_reg; // 09 SRAM reg. See SRR_* below
\r
321 unsigned short z80_bank68k; // 0a
\r
322 unsigned short pad0;
\r
323 unsigned char ncart_in; // 0e !cart_in
\r
324 unsigned char z80_reset; // 0f z80 reset held
\r
325 unsigned char padDelay[2]; // 10 gamepad phase time outs, so we count a delay
\r
326 unsigned short eeprom_addr; // EEPROM address register
\r
327 unsigned char eeprom_cycle; // EEPROM cycle number
\r
328 unsigned char eeprom_slave; // EEPROM slave word for X24C02 and better SRAMs
\r
329 unsigned char eeprom_status;
\r
330 unsigned char pad2;
\r
331 unsigned short dma_xfers; // 18
\r
332 unsigned char eeprom_wb[2]; // EEPROM latch/write buffer
\r
333 unsigned int frame_count; // 1c for movies and idle det
\r
338 unsigned char carthw[0x10];
\r
339 unsigned char io_ctl;
\r
340 unsigned char nmi_state;
\r
341 unsigned char pad[0x4e];
\r
344 // emu state and data for the asm code
\r
349 void *DrawLineDest; // draw destination
\r
350 unsigned char *HighCol;
\r
353 void *PicoMem_vram;
\r
354 void *PicoMem_cram;
\r
356 unsigned char *Draw2FB;
\r
357 unsigned short HighPal[0x100];
\r
362 unsigned char ram[0x10000]; // 0x00000 scratch ram
\r
363 union { // vram is byteswapped for easier reads when drawing
\r
364 unsigned short vram[0x8000]; // 0x10000
\r
365 unsigned char vramb[0x4000]; // VRAM in SMS mode
\r
367 unsigned char zram[0x2000]; // 0x20000 Z80 ram
\r
368 unsigned char ioports[0x10]; // XXX: fix asm and mv
\r
369 unsigned short cram[0x40]; // 0x22010
\r
370 unsigned char pad[0x70]; // 0x22050 DrawStripVSRam reads 0 from here
\r
371 unsigned short vsram[0x40]; // 0x22100
\r
375 #define SRR_MAPPED (1 << 0)
\r
376 #define SRR_READONLY (1 << 1)
\r
378 #define SRF_ENABLED (1 << 0)
\r
379 #define SRF_EEPROM (1 << 1)
\r
381 struct PicoCartSave
\r
383 unsigned char *data; // actual data
\r
384 unsigned int start; // start address in 68k address space
\r
386 unsigned char flags; // 0c: SRF_*
\r
387 unsigned char unused2;
\r
388 unsigned char changed;
\r
389 unsigned char eeprom_type; // eeprom type: 0: 7bit (24C01), 2: 2 addr words (X24C02+), 3: 3 addr words
\r
390 unsigned char unused3;
\r
391 unsigned char eeprom_bit_cl; // bit number for cl
\r
392 unsigned char eeprom_bit_in; // bit number for in
\r
393 unsigned char eeprom_bit_out; // bit number for out
\r
399 // while running, cnt represents target of current timeslice
\r
400 // while not in SekRun(), it's actual cycles done
\r
401 // (but always use SekCyclesDone() if you need current position)
\r
402 // _cnt may change if timeslice is ended prematurely or extended,
\r
403 // so we use _aim for the actual target
\r
404 unsigned int m68c_cnt;
\r
405 unsigned int m68c_aim;
\r
406 unsigned int m68c_frame_start; // m68k cycles
\r
407 unsigned int m68c_line_start;
\r
409 unsigned int z80c_cnt; // z80 cycles done (this frame)
\r
410 unsigned int z80c_aim;
\r
414 // run tools/mkoffsets pico/pico_int_o32.h if you change these
\r
415 // careful with savestate compat
\r
418 struct PicoVideo video;
\r
420 struct PicoTiming t;
\r
421 struct PicoCartSave sv;
\r
422 struct PicoEState est;
\r
425 unsigned char *rom;
\r
426 unsigned int romsize;
\r
430 #define PCM_MIXBUF_LEN ((12500000 / 384) / 50 + 1)
\r
434 unsigned char control; // reg7
\r
435 unsigned char enabled; // reg8
\r
436 unsigned char cur_ch;
\r
437 unsigned char bank;
\r
438 unsigned int update_cycles;
\r
440 struct pcm_chan // 08, size 0x10
\r
442 unsigned char regs[8];
\r
443 unsigned int addr; // .08: played sample address
\r
448 #define PCD_ST_S68K_RST 1
\r
452 unsigned short hint_vector;
\r
453 unsigned char busreq; // not s68k_regs[1]
\r
454 unsigned char s68k_pend_ints;
\r
455 unsigned int state_flags; // 04
\r
456 unsigned int stopwatch_base_c;
\r
457 unsigned short m68k_poll_a;
\r
458 unsigned short m68k_poll_cnt;
\r
459 unsigned short s68k_poll_a;
\r
460 unsigned short s68k_poll_cnt;
\r
461 unsigned int s68k_poll_clk;
\r
462 unsigned char bcram_reg; // 18: battery-backed RAM cart register
\r
463 unsigned char dmna_ret_2m;
\r
464 unsigned char need_sync;
\r
465 unsigned char pad3;
\r
471 unsigned char bios[0x20000]; // 000000: 128K
\r
472 union { // 020000: 512K
\r
473 unsigned char prg_ram[0x80000];
\r
474 unsigned char prg_ram_b[4][0x20000];
\r
476 union { // 0a0000: 256K
\r
478 unsigned char word_ram2M[0x40000];
\r
479 unsigned char unused0[0x20000];
\r
482 unsigned char unused1[0x20000];
\r
483 unsigned char word_ram1M[2][0x20000];
\r
486 union { // 100000: 64K
\r
487 unsigned char pcm_ram[0x10000];
\r
488 unsigned char pcm_ram_b[0x10][0x1000];
\r
490 unsigned char s68k_regs[0x200]; // 110000: GA, not CPU regs
\r
491 unsigned char bram[0x2000]; // 110200: 8K
\r
492 struct mcd_misc m; // 112200: misc
\r
493 struct mcd_pcm pcm; // 112240:
\r
496 int pcm_mixbuf[PCM_MIXBUF_LEN * 2];
\r
498 char pcm_mixbuf_dirty;
\r
499 char pcm_regs_dirty;
\r
502 // XXX: this will need to be reworked for cart+cd support.
\r
503 #define Pico_mcd ((mcd_state *)Pico.rom)
\r
506 #define P32XS_FM (1<<15)
\r
507 #define P32XS_nCART (1<< 8)
\r
508 #define P32XS_REN (1<< 7)
\r
509 #define P32XS_nRES (1<< 1)
\r
510 #define P32XS_ADEN (1<< 0)
\r
511 #define P32XS2_ADEN (1<< 9)
\r
512 #define P32XS_FULL (1<< 7) // DREQ FIFO full
\r
513 #define P32XS_68S (1<< 2)
\r
514 #define P32XS_DMA (1<< 1)
\r
515 #define P32XS_RV (1<< 0)
\r
517 #define P32XV_nPAL (1<<15) // VDP
\r
518 #define P32XV_PRI (1<< 7)
\r
519 #define P32XV_Mx (3<< 0) // display mode mask
\r
521 #define P32XV_SFT (1<< 0)
\r
523 #define P32XV_VBLK (1<<15)
\r
524 #define P32XV_HBLK (1<<14)
\r
525 #define P32XV_PEN (1<<13)
\r
526 #define P32XV_nFEN (1<< 1)
\r
527 #define P32XV_FS (1<< 0)
\r
529 #define P32XP_RTP (1<<7) // PWM control
\r
530 #define P32XP_FULL (1<<15) // PWM pulse
\r
531 #define P32XP_EMPTY (1<<14)
\r
533 #define P32XF_68KCPOLL (1 << 0)
\r
534 #define P32XF_68KVPOLL (1 << 1)
\r
535 #define P32XF_Z80_32X_IO (1 << 7) // z80 does 32x io
\r
537 #define P32XI_VRES (1 << 14/2) // IRL/2
\r
538 #define P32XI_VINT (1 << 12/2)
\r
539 #define P32XI_HINT (1 << 10/2)
\r
540 #define P32XI_CMD (1 << 8/2)
\r
541 #define P32XI_PWM (1 << 6/2)
\r
543 // peripheral reg access
\r
544 #define PREG8(regs,offs) ((unsigned char *)regs)[offs ^ 3]
\r
546 #define DMAC_FIFO_LEN (4*2)
\r
547 #define PWM_BUFF_LEN 1024 // in one channel samples
\r
549 #define SH2_DRCBLK_RAM_SHIFT 1
\r
550 #define SH2_DRCBLK_DA_SHIFT 1
\r
552 #define SH2_READ_SHIFT 25
\r
553 #define SH2_WRITE_SHIFT 25
\r
557 unsigned short regs[0x20];
\r
558 unsigned short vdp_regs[0x10]; // 0x40
\r
559 unsigned short sh2_regs[3]; // 0x60
\r
560 unsigned char pending_fb;
\r
561 unsigned char dirty_pal;
\r
562 unsigned int emu_flags;
\r
563 unsigned char sh2irq_mask[2];
\r
564 unsigned char sh2irqi[2]; // individual
\r
565 unsigned int sh2irqs; // common irqs
\r
566 unsigned short dmac_fifo[DMAC_FIFO_LEN];
\r
567 unsigned int pad[4];
\r
568 unsigned int dmac0_fifo_ptr;
\r
569 unsigned short vdp_fbcr_fake;
\r
570 unsigned short pad2;
\r
571 unsigned char comm_dirty_68k;
\r
572 unsigned char comm_dirty_sh2;
\r
573 unsigned char pwm_irq_cnt;
\r
574 unsigned char pad1;
\r
575 unsigned short pwm_p[2]; // pwm pos in fifo
\r
576 unsigned int pwm_cycle_p; // pwm play cursor (32x cycles)
\r
577 unsigned int reserved[6];
\r
582 unsigned char sdram[0x40000];
\r
584 unsigned short drcblk_ram[1 << (18 - SH2_DRCBLK_RAM_SHIFT)];
\r
586 unsigned short dram[2][0x20000/2]; // AKA fb
\r
588 unsigned char m68k_rom[0x100];
\r
589 unsigned char m68k_rom_bank[0x10000]; // M68K_BANK_SIZE
\r
592 unsigned short drcblk_da[2][1 << (12 - SH2_DRCBLK_DA_SHIFT)];
\r
595 unsigned char b[0x800];
\r
596 unsigned short w[0x800/2];
\r
599 unsigned char b[0x400];
\r
600 unsigned short w[0x400/2];
\r
602 unsigned short pal[0x100];
\r
603 unsigned short pal_native[0x100]; // converted to native (for renderer)
\r
604 signed short pwm[2*PWM_BUFF_LEN]; // PWM buffer for current frame
\r
605 signed short pwm_current[2]; // current converted samples
\r
606 unsigned short pwm_fifo[2][4]; // [0] - current raw, others - fifo entries
\r
610 extern void (*PicoLoadStateHook)(void);
\r
616 } carthw_state_chunk;
\r
617 extern carthw_state_chunk *carthw_chunks;
\r
618 #define CHUNK_CARTHW 64
\r
621 extern int PicoCartResize(int newsize);
\r
622 extern void Byteswap(void *dst, const void *src, int len);
\r
623 extern void (*PicoCartMemSetup)(void);
\r
624 extern void (*PicoCartUnloadHook)(void);
\r
627 int CM_compareRun(int cyc, int is_sub);
\r
630 void PicoDrawInit(void);
\r
631 PICO_INTERNAL void PicoFrameStart(void);
\r
632 void PicoDrawSync(int to, int blank_last_line);
\r
633 void BackFill(int reg7, int sh, struct PicoEState *est);
\r
634 void FinalizeLine555(int sh, int line, struct PicoEState *est);
\r
635 extern int (*PicoScanBegin)(unsigned int num);
\r
636 extern int (*PicoScanEnd)(unsigned int num);
\r
637 #define MAX_LINE_SPRITES 29
\r
638 extern unsigned char HighLnSpr[240][3 + MAX_LINE_SPRITES];
\r
639 extern void *DrawLineDestBase;
\r
640 extern int DrawLineDestIncrement;
\r
643 void PicoDraw2Init(void);
\r
644 PICO_INTERNAL void PicoFrameFull();
\r
647 void PicoFrameStartMode4(void);
\r
648 void PicoLineMode4(int line);
\r
649 void PicoDoHighPal555M4(void);
\r
650 void PicoDrawSetOutputMode4(pdso_t which);
\r
653 PICO_INTERNAL void PicoMemSetup(void);
\r
654 unsigned int PicoRead8_io(unsigned int a);
\r
655 unsigned int PicoRead16_io(unsigned int a);
\r
656 void PicoWrite8_io(unsigned int a, unsigned int d);
\r
657 void PicoWrite16_io(unsigned int a, unsigned int d);
\r
660 PICO_INTERNAL void PicoMemSetupPico(void);
\r
663 void cdc_init(void);
\r
664 void cdc_reset(void);
\r
665 int cdc_context_save(unsigned char *state);
\r
666 int cdc_context_load(unsigned char *state);
\r
667 int cdc_context_load_old(unsigned char *state);
\r
668 void cdc_dma_update(void);
\r
669 int cdc_decoder_update(unsigned char header[4]);
\r
670 void cdc_reg_w(unsigned char data);
\r
671 unsigned char cdc_reg_r(void);
\r
672 unsigned short cdc_host_r(void);
\r
675 void cdd_reset(void);
\r
676 int cdd_context_save(unsigned char *state);
\r
677 int cdd_context_load(unsigned char *state);
\r
678 int cdd_context_load_old(unsigned char *state);
\r
679 void cdd_read_data(unsigned char *dst);
\r
680 void cdd_read_audio(unsigned int samples);
\r
681 void cdd_update(void);
\r
682 void cdd_process(void);
\r
685 int load_cd_image(const char *cd_img_name, int *type);
\r
688 void gfx_init(void);
\r
689 void gfx_start(unsigned int base);
\r
690 void gfx_update(unsigned int cycles);
\r
691 int gfx_context_save(unsigned char *state);
\r
692 int gfx_context_load(const unsigned char *state);
\r
695 void DmaSlowCell(unsigned int source, unsigned int a, int len, unsigned char inc);
\r
698 PICO_INTERNAL void PicoMemSetupCD(void);
\r
699 unsigned int PicoRead8_mcd_io(unsigned int a);
\r
700 unsigned int PicoRead16_mcd_io(unsigned int a);
\r
701 void PicoWrite8_mcd_io(unsigned int a, unsigned int d);
\r
702 void PicoWrite16_mcd_io(unsigned int a, unsigned int d);
\r
703 void pcd_state_loaded_mem(void);
\r
706 extern struct Pico Pico;
\r
707 extern struct PicoMem PicoMem;
\r
708 extern int PicoPadInt[2];
\r
709 extern int emustatus;
\r
710 extern void (*PicoResetHook)(void);
\r
711 extern void (*PicoLineHook)(void);
\r
712 PICO_INTERNAL int CheckDMA(void);
\r
713 PICO_INTERNAL void PicoDetectRegion(void);
\r
714 PICO_INTERNAL void PicoSyncZ80(unsigned int m68k_cycles_done);
\r
717 #define PCDS_IEN1 (1<<1)
\r
718 #define PCDS_IEN2 (1<<2)
\r
719 #define PCDS_IEN3 (1<<3)
\r
720 #define PCDS_IEN4 (1<<4)
\r
721 #define PCDS_IEN5 (1<<5)
\r
722 #define PCDS_IEN6 (1<<6)
\r
724 PICO_INTERNAL void PicoInitMCD(void);
\r
725 PICO_INTERNAL void PicoExitMCD(void);
\r
726 PICO_INTERNAL void PicoPowerMCD(void);
\r
727 PICO_INTERNAL int PicoResetMCD(void);
\r
728 PICO_INTERNAL void PicoFrameMCD(void);
\r
737 extern unsigned int pcd_event_times[PCD_EVENT_COUNT];
\r
738 void pcd_event_schedule(unsigned int now, enum pcd_event event, int after);
\r
739 void pcd_event_schedule_s68k(enum pcd_event event, int after);
\r
740 void pcd_prepare_frame(void);
\r
741 unsigned int pcd_cycles_m68k_to_s68k(unsigned int c);
\r
742 int pcd_sync_s68k(unsigned int m68k_target, int m68k_poll_sync);
\r
743 void pcd_run_cpus(int m68k_cycles);
\r
744 void pcd_soft_reset(void);
\r
745 void pcd_state_loaded(void);
\r
748 void pcd_pcm_sync(unsigned int to);
\r
749 void pcd_pcm_update(int *buffer, int length, int stereo);
\r
750 void pcd_pcm_write(unsigned int a, unsigned int d);
\r
751 unsigned int pcd_pcm_read(unsigned int a);
\r
754 PICO_INTERNAL void PicoInitPico(void);
\r
755 PICO_INTERNAL void PicoReratePico(void);
\r
758 PICO_INTERNAL void PicoPicoPCMUpdate(short *buffer, int length, int stereo);
\r
759 PICO_INTERNAL void PicoPicoPCMReset(void);
\r
760 PICO_INTERNAL void PicoPicoPCMRerate(int xpcm_rate);
\r
763 PICO_INTERNAL void SekInit(void);
\r
764 PICO_INTERNAL int SekReset(void);
\r
765 PICO_INTERNAL void SekState(int *data);
\r
766 PICO_INTERNAL void SekSetRealTAS(int use_real);
\r
767 PICO_INTERNAL void SekPackCpu(unsigned char *cpu, int is_sub);
\r
768 PICO_INTERNAL void SekUnpackCpu(const unsigned char *cpu, int is_sub);
\r
769 void SekStepM68k(void);
\r
770 void SekInitIdleDet(void);
\r
771 void SekFinishIdleDet(void);
\r
772 #if defined(CPU_CMP_R) || defined(CPU_CMP_W)
\r
773 void SekTrace(int is_s68k);
\r
775 #define SekTrace(x)
\r
779 PICO_INTERNAL void SekInitS68k(void);
\r
780 PICO_INTERNAL int SekResetS68k(void);
\r
781 PICO_INTERNAL int SekInterruptS68k(int irq);
\r
782 void SekInterruptClearS68k(int irq);
\r
785 extern short cdda_out_buffer[2*1152];
\r
786 extern int PsndLen_exc_cnt;
\r
787 extern int PsndLen_exc_add;
\r
788 extern int timer_a_next_oflow, timer_a_step; // in z80 cycles
\r
789 extern int timer_b_next_oflow, timer_b_step;
\r
791 void cdda_start_play(int lba_base, int lba_offset, int lb_len);
\r
793 void ym2612_sync_timers(int z80_cycles, int mode_old, int mode_new);
\r
794 void ym2612_pack_state(void);
\r
795 void ym2612_unpack_state(void);
\r
797 #define TIMER_NO_OFLOW 0x70000000
\r
798 // tA = 72 * (1024 - NA) / M
\r
799 #define TIMER_A_TICK_ZCYCLES 17203
\r
800 // tB = 1152 * (256 - NA) / M
\r
801 #define TIMER_B_TICK_ZCYCLES 262800 // 275251 broken, see Dai Makaimura
\r
803 #define timers_cycle() \
\r
804 if (timer_a_next_oflow > 0 && timer_a_next_oflow < TIMER_NO_OFLOW) \
\r
805 timer_a_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \
\r
806 if (timer_b_next_oflow > 0 && timer_b_next_oflow < TIMER_NO_OFLOW) \
\r
807 timer_b_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \
\r
808 ym2612_sync_timers(0, ym2612.OPN.ST.mode, ym2612.OPN.ST.mode);
\r
810 #define timers_reset() \
\r
811 timer_a_next_oflow = timer_b_next_oflow = TIMER_NO_OFLOW; \
\r
812 timer_a_step = TIMER_A_TICK_ZCYCLES * 1024; \
\r
813 timer_b_step = TIMER_B_TICK_ZCYCLES * 256;
\r
817 PICO_INTERNAL_ASM void PicoVideoWrite(unsigned int a,unsigned short d);
\r
818 PICO_INTERNAL_ASM unsigned int PicoVideoRead(unsigned int a);
\r
819 unsigned char PicoVideoRead8DataH(void);
\r
820 unsigned char PicoVideoRead8DataL(void);
\r
821 unsigned char PicoVideoRead8CtlH(void);
\r
822 unsigned char PicoVideoRead8CtlL(void);
\r
823 unsigned char PicoVideoRead8HV_H(void);
\r
824 unsigned char PicoVideoRead8HV_L(void);
\r
825 extern int (*PicoDmaHook)(unsigned int source, int len, unsigned short **base, unsigned int *mask);
\r
828 PICO_INTERNAL_ASM void memcpy16(unsigned short *dest, unsigned short *src, int count);
\r
829 PICO_INTERNAL_ASM void memcpy16bswap(unsigned short *dest, void *src, int count);
\r
830 PICO_INTERNAL_ASM void memcpy32(void *dest, const void *src, int count); // 32bit word count
\r
831 PICO_INTERNAL_ASM void memset32(void *dest, int c, int count);
\r
834 void EEPROM_write8(unsigned int a, unsigned int d);
\r
835 void EEPROM_write16(unsigned int d);
\r
836 unsigned int EEPROM_read(void);
\r
838 // z80 functionality wrappers
\r
839 PICO_INTERNAL void z80_init(void);
\r
840 PICO_INTERNAL void z80_pack(void *data);
\r
841 PICO_INTERNAL int z80_unpack(const void *data);
\r
842 PICO_INTERNAL void z80_reset(void);
\r
843 PICO_INTERNAL void z80_exit(void);
\r
846 PICO_INTERNAL_ASM void wram_2M_to_1M(unsigned char *m);
\r
847 PICO_INTERNAL_ASM void wram_1M_to_2M(unsigned char *m);
\r
850 PICO_INTERNAL void PsndReset(void);
\r
851 PICO_INTERNAL void PsndStartFrame(void);
\r
852 PICO_INTERNAL void PsndDoDAC(int line_to);
\r
853 PICO_INTERNAL void PsndDoPSG(int line_to);
\r
854 PICO_INTERNAL void PsndClear(void);
\r
855 PICO_INTERNAL void PsndGetSamples(int y);
\r
856 PICO_INTERNAL void PsndGetSamplesMS(void);
\r
857 extern int PsndDacLine, PsndPsgLine;
\r
861 void PicoPowerMS(void);
\r
862 void PicoResetMS(void);
\r
863 void PicoMemSetupMS(void);
\r
864 void PicoStateLoadedMS(void);
\r
865 void PicoFrameMS(void);
\r
866 void PicoFrameDrawOnlyMS(void);
\r
868 #define PicoPowerMS()
\r
869 #define PicoResetMS()
\r
870 #define PicoMemSetupMS()
\r
871 #define PicoStateLoadedMS()
\r
872 #define PicoFrameMS()
\r
873 #define PicoFrameDrawOnlyMS()
\r
878 extern struct Pico32x Pico32x;
\r
881 P32X_EVENT_FILLEND,
\r
885 extern unsigned int p32x_event_times[P32X_EVENT_COUNT];
\r
887 void Pico32xInit(void);
\r
888 void PicoPower32x(void);
\r
889 void PicoReset32x(void);
\r
890 void Pico32xStartup(void);
\r
891 void PicoUnload32x(void);
\r
892 void PicoFrame32x(void);
\r
893 void Pico32xStateLoaded(int is_early);
\r
894 void p32x_sync_sh2s(unsigned int m68k_target);
\r
895 void p32x_sync_other_sh2(SH2 *sh2, unsigned int m68k_target);
\r
896 void p32x_update_irls(SH2 *active_sh2, int m68k_cycles);
\r
897 void p32x_trigger_irq(SH2 *sh2, int m68k_cycles, unsigned int mask);
\r
898 void p32x_update_cmd_irq(SH2 *sh2, int m68k_cycles);
\r
899 void p32x_reset_sh2s(void);
\r
900 void p32x_event_schedule(unsigned int now, enum p32x_event event, int after);
\r
901 void p32x_event_schedule_sh2(SH2 *sh2, enum p32x_event event, int after);
\r
902 void p32x_schedule_hint(SH2 *sh2, int m68k_cycles);
\r
905 extern struct Pico32xMem *Pico32xMem;
\r
906 unsigned int PicoRead8_32x(unsigned int a);
\r
907 unsigned int PicoRead16_32x(unsigned int a);
\r
908 void PicoWrite8_32x(unsigned int a, unsigned int d);
\r
909 void PicoWrite16_32x(unsigned int a, unsigned int d);
\r
910 void PicoMemSetup32x(void);
\r
911 void Pico32xSwapDRAM(int b);
\r
912 void Pico32xMemStateLoaded(void);
\r
913 void p32x_m68k_poll_event(unsigned int flags);
\r
914 void p32x_sh2_poll_event(SH2 *sh2, unsigned int flags, unsigned int m68k_cycles);
\r
917 void PicoDrawSetOutFormat32x(pdso_t which, int use_32x_line_mode);
\r
918 void FinalizeLine32xRGB555(int sh, int line, struct PicoEState *est);
\r
919 void PicoDraw32xLayer(int offs, int lines, int mdbg);
\r
920 void PicoDraw32xLayerMdOnly(int offs, int lines);
\r
921 extern int (*PicoScan32xBegin)(unsigned int num);
\r
922 extern int (*PicoScan32xEnd)(unsigned int num);
\r
928 extern int Pico32xDrawMode;
\r
931 unsigned int p32x_pwm_read16(unsigned int a, SH2 *sh2,
\r
932 unsigned int m68k_cycles);
\r
933 void p32x_pwm_write16(unsigned int a, unsigned int d,
\r
934 SH2 *sh2, unsigned int m68k_cycles);
\r
935 void p32x_pwm_update(int *buf32, int length, int stereo);
\r
936 void p32x_pwm_ctl_changed(void);
\r
937 void p32x_pwm_schedule(unsigned int m68k_now);
\r
938 void p32x_pwm_schedule_sh2(SH2 *sh2);
\r
939 void p32x_pwm_sync_to_sh2(SH2 *sh2);
\r
940 void p32x_pwm_irq_event(unsigned int m68k_now);
\r
941 void p32x_pwm_state_loaded(void);
\r
944 void p32x_dreq0_trigger(void);
\r
945 void p32x_dreq1_trigger(void);
\r
946 void p32x_timers_recalc(void);
\r
947 void p32x_timers_do(unsigned int m68k_slice);
\r
948 void sh2_peripheral_reset(SH2 *sh2);
\r
949 unsigned int sh2_peripheral_read8(unsigned int a, SH2 *sh2);
\r
950 unsigned int sh2_peripheral_read16(unsigned int a, SH2 *sh2);
\r
951 unsigned int sh2_peripheral_read32(unsigned int a, SH2 *sh2);
\r
952 void REGPARM(3) sh2_peripheral_write8(unsigned int a, unsigned int d, SH2 *sh2);
\r
953 void REGPARM(3) sh2_peripheral_write16(unsigned int a, unsigned int d, SH2 *sh2);
\r
954 void REGPARM(3) sh2_peripheral_write32(unsigned int a, unsigned int d, SH2 *sh2);
\r
957 #define Pico32xInit()
\r
958 #define PicoPower32x()
\r
959 #define PicoReset32x()
\r
960 #define PicoFrame32x()
\r
961 #define PicoUnload32x()
\r
962 #define Pico32xStateLoaded()
\r
963 #define FinalizeLine32xRGB555 NULL
\r
964 #define p32x_pwm_update(...)
\r
965 #define p32x_timers_recalc()
\r
968 /* avoid dependency on newer glibc */
\r
969 static __inline int isspace_(int c)
\r
971 return (0x09 <= c && c <= 0x0d) || c == ' ';
\r
975 #define ARRAY_SIZE(x) (sizeof(x) / sizeof(x[0]))
\r
978 // emulation event logging
\r
980 # ifdef __x86_64__ // HACK
\r
981 # define EL_LOGMASK (EL_STATUS|EL_IDLE|EL_ANOMALY)
\r
983 # define EL_LOGMASK (EL_STATUS)
\r
987 #define EL_HVCNT 0x00000001 /* hv counter reads */
\r
988 #define EL_SR 0x00000002 /* SR reads */
\r
989 #define EL_INTS 0x00000004 /* ints and acks */
\r
990 #define EL_YMTIMER 0x00000008 /* ym2612 timer stuff */
\r
991 #define EL_INTSW 0x00000010 /* log irq switching on/off */
\r
992 #define EL_ASVDP 0x00000020 /* VDP accesses during active scan */
\r
993 #define EL_VDPDMA 0x00000040 /* VDP DMA transfers and their timing */
\r
994 #define EL_BUSREQ 0x00000080 /* z80 busreq r/w or reset w */
\r
995 #define EL_Z80BNK 0x00000100 /* z80 i/o through bank area */
\r
996 #define EL_SRAMIO 0x00000200 /* sram i/o */
\r
997 #define EL_EEPROM 0x00000400 /* eeprom debug */
\r
998 #define EL_UIO 0x00000800 /* unmapped i/o */
\r
999 #define EL_IO 0x00001000 /* all i/o */
\r
1000 #define EL_CDPOLL 0x00002000 /* MCD: log poll detection */
\r
1001 #define EL_SVP 0x00004000 /* SVP stuff */
\r
1002 #define EL_PICOHW 0x00008000 /* Pico stuff */
\r
1003 #define EL_IDLE 0x00010000 /* idle loop det. */
\r
1004 #define EL_CDREGS 0x00020000 /* MCD: register access */
\r
1005 #define EL_CDREG3 0x00040000 /* MCD: register 3 only */
\r
1006 #define EL_32X 0x00080000
\r
1007 #define EL_PWM 0x00100000 /* 32X PWM stuff (LOTS of output) */
\r
1008 #define EL_32XP 0x00200000 /* 32X peripherals */
\r
1009 #define EL_CD 0x00400000 /* MCD */
\r
1011 #define EL_STATUS 0x40000000 /* status messages */
\r
1012 #define EL_ANOMALY 0x80000000 /* some unexpected conditions (during emulation) */
\r
1015 #define elprintf(w,f,...) \
\r
1017 if ((w) & EL_LOGMASK) \
\r
1018 lprintf("%05i:%03i: " f "\n",Pico.m.frame_count,Pico.m.scanline,##__VA_ARGS__); \
\r
1020 #elif defined(_MSC_VER)
\r
1023 #define elprintf(w,f,...)
\r
1028 #include <platform/linux/pprof.h>
\r
1030 #define pprof_init()
\r
1031 #define pprof_finish()
\r
1032 #define pprof_start(x)
\r
1033 #define pprof_end(...)
\r
1034 #define pprof_end_sub(...)
\r
1056 void pevt_log(unsigned int cycles, enum evt_cpu c, enum evt e);
\r
1057 void pevt_dump(void);
\r
1059 #define pevt_log_m68k(e) \
\r
1060 pevt_log(SekCyclesDone(), EVT_M68K, e)
\r
1061 #define pevt_log_m68k_o(e) \
\r
1062 pevt_log(SekCyclesDone(), EVT_M68K, e)
\r
1063 #define pevt_log_sh2(sh2, e) \
\r
1064 pevt_log(sh2_cycles_done_m68k(sh2), EVT_MSH2 + (sh2)->is_slave, e)
\r
1065 #define pevt_log_sh2_o(sh2, e) \
\r
1066 pevt_log((sh2)->m68krcycles_done, EVT_MSH2 + (sh2)->is_slave, e)
\r
1068 #define pevt_log(c, e)
\r
1069 #define pevt_log_m68k(e)
\r
1070 #define pevt_log_m68k_o(e)
\r
1071 #define pevt_log_sh2(sh2, e)
\r
1072 #define pevt_log_sh2_o(sh2, e)
\r
1073 #define pevt_dump()
\r
1076 #ifdef __cplusplus
\r
1077 } // End of extern "C"
\r
1080 #endif // PICO_INTERNAL_INCLUDED
\r
1082 // vim:shiftwidth=2:ts=2:expandtab
\r