X-Git-Url: https://notaz.gp2x.de/cgi-bin/gitweb.cgi?a=blobdiff_plain;f=libpcsxcore%2Fpsxinterpreter.c;h=76a6a3d46e7c150c80a0c74197681f51abc1aa93;hb=424e6d52a21bc1b609a964c109d3241232d52eb7;hp=f59934ae32cd7affea9977f6964ebe65eaffe7c6;hpb=6c62131f8b4a923e02bb8a9d8cd9f62a90fa20a7;p=pcsx_rearmed.git

diff --git a/libpcsxcore/psxinterpreter.c b/libpcsxcore/psxinterpreter.c
index f59934ae..76a6a3d4 100644
--- a/libpcsxcore/psxinterpreter.c
+++ b/libpcsxcore/psxinterpreter.c
@@ -391,6 +391,7 @@ static void psxDelayTest(int reg, u32 bpc) {
 		case 3:
 			delayWrite(reg, bpc); return;
 	}
+	// DS
 	psxBSC[psxRegs.code >> 26](&psxRegs, psxRegs.code);
 
 	branch = 0;
@@ -537,7 +538,7 @@ static void doBranch(u32 tar) {
 	addCycle();
 
 	// check for load delay
-	tmp = psxRegs.code >> 26;
+	tmp = code >> 26;
 	switch (tmp) {
 		case 0x10: // COP0
 			switch (_Rs_) {
@@ -570,7 +571,7 @@ static void doBranch(u32 tar) {
 			break;
 	}
 
-	psxBSC[psxRegs.code >> 26](&psxRegs, psxRegs.code);
+	psxBSC[code >> 26](&psxRegs, code);
 
 	branch = 0;
 	psxRegs.pc = branchPC;
@@ -686,8 +687,15 @@ OP(psxMULTU_stall) {
 * Register branch logic                                  *
 * Format:  OP rs, offset                                 *
 *********************************************************/
-#define RepZBranchi32(op)      if(_i32(_rRs_) op 0) doBranch(_BranchTarget_);
-#define RepZBranchLinki32(op)  { _SetLink(31); if(_i32(_rRs_) op 0) { doBranch(_BranchTarget_); } }
+#define RepZBranchi32(op) \
+	if(_i32(_rRs_) op 0) \
+		doBranch(_BranchTarget_);
+#define RepZBranchLinki32(op)  { \
+	s32 temp = _i32(_rRs_); \
+	_SetLink(31); \
+	if(temp op 0) \
+		doBranch(_BranchTarget_); \
+}
 
 OP(psxBGEZ)   { RepZBranchi32(>=) }      // Branch if Rs >= 0
 OP(psxBGEZAL) { RepZBranchLinki32(>=) }  // Branch if Rs >= 0 and link
@@ -1020,12 +1028,15 @@ static void psxBASIC(struct psxCP2Regs *cp2regs) {
 }
 
 OP(psxREGIMM) {
-	switch (_Rt_) {
-		case 0x00: psxBLTZ(regs_, code);   break;
-		case 0x01: psxBGEZ(regs_, code);   break;
+	u32 rt = _Rt_;
+	switch (rt) {
 		case 0x10: psxBLTZAL(regs_, code); break;
 		case 0x11: psxBGEZAL(regs_, code); break;
-		default:   psxNULL_();             break;
+		default:
+			if (rt & 1)
+				psxBGEZ(regs_, code);
+			else
+				psxBLTZ(regs_, code);
 	}
 }
 
@@ -1102,7 +1113,7 @@ static void intExecute() {
 		execI_(memRLUT, regs_);
 }
 
-void intExecuteBlock() {
+void intExecuteBlock(enum blockExecCaller caller) {
 	psxRegisters *regs_ = &psxRegs;
 	u8 **memRLUT = psxMemRLUT;