[pcsx_rearmed.git] / libpcsxcore / r3000a.h

/***************************************************************************
 *   Copyright (C) 2007 Ryan Schultz, PCSX-df Team, PCSX team              *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   51 Franklin Street, Fifth Floor, Boston, MA 02111-1307 USA.           *
 ***************************************************************************/

#ifndef __R3000A_H__
#define __R3000A_H__

#ifdef __cplusplus
extern "C" {
#endif

#include "psxcommon.h"
#include "psxmem.h"
#include "psxcounters.h"
#include "psxbios.h"

typedef struct {
	int  (*Init)();
	void (*Reset)();
	void (*Execute)();		/* executes up to a break */
	void (*ExecuteBlock)();	/* executes up to a jump */
	void (*Clear)(u32 Addr, u32 Size);
	void (*Shutdown)();
} R3000Acpu;

extern R3000Acpu *psxCpu;
extern R3000Acpu psxInt;
#if (defined(__x86_64__) || defined(__i386__) || defined(__sh__) || defined(__ppc__) || defined(__arm__)) && !defined(NOPSXREC)
extern R3000Acpu psxRec;
#define PSXREC
#endif

typedef union {
#if defined(__BIGENDIAN__)
	struct { u8 h3, h2, h, l; } b;
	struct { s8 h3, h2, h, l; } sb;
	struct { u16 h, l; } w;
	struct { s16 h, l; } sw;
#else
	struct { u8 l, h, h2, h3; } b;
	struct { u16 l, h; } w;
	struct { s8 l, h, h2, h3; } sb;
	struct { s16 l, h; } sw;
#endif
} PAIR;

typedef union {
	struct {
		u32   r0, at, v0, v1, a0, a1, a2, a3,
						t0, t1, t2, t3, t4, t5, t6, t7,
						s0, s1, s2, s3, s4, s5, s6, s7,
						t8, t9, k0, k1, gp, sp, s8, ra, lo, hi;
	} n;
	u32 r[34]; /* Lo, Hi in r[32] and r[33] */
	PAIR p[34];
} psxGPRRegs;

typedef union {
	struct {
		u32	Index,     Random,    EntryLo0,  EntryLo1,
						Context,   PageMask,  Wired,     Reserved0,
						BadVAddr,  Count,     EntryHi,   Compare,
						Status,    Cause,     EPC,       PRid,
						Config,    LLAddr,    WatchLO,   WatchHI,
						XContext,  Reserved1, Reserved2, Reserved3,
						Reserved4, Reserved5, ECC,       CacheErr,
						TagLo,     TagHi,     ErrorEPC,  Reserved6;
	} n;
	u32 r[32];
	PAIR p[32];
} psxCP0Regs;

typedef struct {
	short x, y;
} SVector2D;

typedef struct {
	short z, pad;
} SVector2Dz;

typedef struct {
	short x, y, z, pad;
} SVector3D;

typedef struct {
	short x, y, z, pad;
} LVector3D;

typedef struct {
	unsigned char r, g, b, c;
} CBGR;

typedef struct {
	short m11, m12, m13, m21, m22, m23, m31, m32, m33, pad;
} SMatrix3D;

typedef union {
	struct {
		SVector3D     v0, v1, v2;
		CBGR          rgb;
		s32          otz;
		s32          ir0, ir1, ir2, ir3;
		SVector2D     sxy0, sxy1, sxy2, sxyp;
		SVector2Dz    sz0, sz1, sz2, sz3;
		CBGR          rgb0, rgb1, rgb2;
		s32          reserved;
		s32          mac0, mac1, mac2, mac3;
		u32 irgb, orgb;
		s32          lzcs, lzcr;
	} n;
	u32 r[32];
	PAIR p[32];
} psxCP2Data;

typedef union {
	struct {
		SMatrix3D rMatrix;
		s32      trX, trY, trZ;
		SMatrix3D lMatrix;
		s32      rbk, gbk, bbk;
		SMatrix3D cMatrix;
		s32      rfc, gfc, bfc;
		s32      ofx, ofy;
		s32      h;
		s32      dqa, dqb;
		s32      zsf3, zsf4;
		s32      flag;
	} n;
	u32 r[32];
	PAIR p[32];
} psxCP2Ctrl;

enum {
	PSXINT_SIO = 0,
	PSXINT_CDR,
	PSXINT_CDREAD,
	PSXINT_GPUDMA,
	PSXINT_MDECOUTDMA,
	PSXINT_SPUDMA,
	PSXINT_GPUBUSY,
	PSXINT_MDECINDMA,
	PSXINT_GPUOTCDMA,
	PSXINT_CDRDMA,
	PSXINT_NEWDRC_CHECK,
	DUMMY2,
	PSXINT_CDRLID,
	PSXINT_COUNT
};

typedef struct {
	psxGPRRegs GPR;		/* General Purpose Registers */
	psxCP0Regs CP0;		/* Coprocessor0 Registers */
	psxCP2Data CP2D; 	/* Cop2 data registers */
	psxCP2Ctrl CP2C; 	/* Cop2 control registers */
    u32 pc;				/* Program counter */
    u32 code;			/* The instruction */
	u32 cycle;
	u32 interrupt;
	struct { u32 sCycle, cycle; } intCycle[32];
} psxRegisters;

extern psxRegisters psxRegs;

/* new_dynarec stuff */
extern u32 event_cycles[PSXINT_COUNT];
extern u32 next_interupt;

void new_dyna_save(void);
void new_dyna_restore(void);

#define new_dyna_set_event(e, c) { \
	s32 c_ = c; \
	u32 abs_ = psxRegs.cycle + c_; \
	s32 odi_ = next_interupt - psxRegs.cycle; \
	event_cycles[e] = abs_; \
	if (c_ < odi_) { \
		/*printf("%u: next_interupt %d -> %d (%u)\n", psxRegs.cycle, odi_, c_, abs_);*/ \
		next_interupt = abs_; \
	} \
}

#if defined(__BIGENDIAN__)

#define _i32(x) *(s32 *)&x
#define _u32(x) x

#define _i16(x) (((short *)&x)[1])
#define _u16(x) (((unsigned short *)&x)[1])

#define _i8(x) (((char *)&x)[3])
#define _u8(x) (((unsigned char *)&x)[3])

#else

#define _i32(x) *(s32 *)&x
#define _u32(x) x

#define _i16(x) *(short *)&x
#define _u16(x) *(unsigned short *)&x

#define _i8(x) *(char *)&x
#define _u8(x) *(unsigned char *)&x

#endif

/**** R3000A Instruction Macros ****/
#define _PC_       psxRegs.pc       // The next PC to be executed

#define _fOp_(code)		((code >> 26)       )  // The opcode part of the instruction register 
#define _fFunct_(code)	((code      ) & 0x3F)  // The funct part of the instruction register 
#define _fRd_(code)		((code >> 11) & 0x1F)  // The rd part of the instruction register 
#define _fRt_(code)		((code >> 16) & 0x1F)  // The rt part of the instruction register 
#define _fRs_(code)		((code >> 21) & 0x1F)  // The rs part of the instruction register 
#define _fSa_(code)		((code >>  6) & 0x1F)  // The sa part of the instruction register
#define _fIm_(code)		((u16)code)            // The immediate part of the instruction register
#define _fTarget_(code)	(code & 0x03ffffff)    // The target part of the instruction register

#define _fImm_(code)	((s16)code)            // sign-extended immediate
#define _fImmU_(code)	(code&0xffff)          // zero-extended immediate

#define _Op_     _fOp_(psxRegs.code)
#define _Funct_  _fFunct_(psxRegs.code)
#define _Rd_     _fRd_(psxRegs.code)
#define _Rt_     _fRt_(psxRegs.code)
#define _Rs_     _fRs_(psxRegs.code)
#define _Sa_     _fSa_(psxRegs.code)
#define _Im_     _fIm_(psxRegs.code)
#define _Target_ _fTarget_(psxRegs.code)

#define _Imm_	 _fImm_(psxRegs.code)
#define _ImmU_	 _fImmU_(psxRegs.code)

#define _rRs_   psxRegs.GPR.r[_Rs_]   // Rs register
#define _rRt_   psxRegs.GPR.r[_Rt_]   // Rt register
#define _rRd_   psxRegs.GPR.r[_Rd_]   // Rd register
#define _rSa_   psxRegs.GPR.r[_Sa_]   // Sa register
#define _rFs_   psxRegs.CP0.r[_Rd_]   // Fs register

#define _c2dRs_ psxRegs.CP2D.r[_Rs_]  // Rs cop2 data register
#define _c2dRt_ psxRegs.CP2D.r[_Rt_]  // Rt cop2 data register
#define _c2dRd_ psxRegs.CP2D.r[_Rd_]  // Rd cop2 data register
#define _c2dSa_ psxRegs.CP2D.r[_Sa_]  // Sa cop2 data register

#define _rHi_   psxRegs.GPR.n.hi   // The HI register
#define _rLo_   psxRegs.GPR.n.lo   // The LO register

#define _JumpTarget_    ((_Target_ * 4) + (_PC_ & 0xf0000000))   // Calculates the target during a jump instruction
#define _BranchTarget_  ((s16)_Im_ * 4 + _PC_)                 // Calculates the target during a branch instruction

#define _SetLink(x)     psxRegs.GPR.r[x] = _PC_ + 4;       // Sets the return address in the link register

int  psxInit();
void psxReset();
void psxShutdown();
void psxException(u32 code, u32 bd);
void psxBranchTest();
void psxExecuteBios();
int  psxTestLoadDelay(int reg, u32 tmp);
void psxDelayTest(int reg, u32 bpc);
void psxTestSWInts();
void psxJumpTest();

#ifdef __cplusplus
}
#endif
#endif
Commit	Line	Data
ef79bbde P	1	/***************************************************************************
	2	* Copyright (C) 2007 Ryan Schultz, PCSX-df Team, PCSX team *
	3	* *
	4	* This program is free software; you can redistribute it and/or modify *
	5	* it under the terms of the GNU General Public License as published by *
	6	* the Free Software Foundation; either version 2 of the License, or *
	7	* (at your option) any later version. *
	8	* *
	9	* This program is distributed in the hope that it will be useful, *
	10	* but WITHOUT ANY WARRANTY; without even the implied warranty of *
	11	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
	12	* GNU General Public License for more details. *
	13	* *
	14	* You should have received a copy of the GNU General Public License *
	15	* along with this program; if not, write to the *
	16	* Free Software Foundation, Inc., *
	17	* 51 Franklin Street, Fifth Floor, Boston, MA 02111-1307 USA. *
	18	***************************************************************************/
	19
	20	#ifndef __R3000A_H__
	21	#define __R3000A_H__
	22
	23	#ifdef __cplusplus
	24	extern "C" {
	25	#endif
	26
	27	#include "psxcommon.h"
	28	#include "psxmem.h"
	29	#include "psxcounters.h"
	30	#include "psxbios.h"
	31
	32	typedef struct {
	33	int (*Init)();
	34	void (*Reset)();
	35	void (Execute)(); / executes up to a break */
	36	void (ExecuteBlock)(); / executes up to a jump */
	37	void (*Clear)(u32 Addr, u32 Size);
	38	void (*Shutdown)();
	39	} R3000Acpu;
	40
	41	extern R3000Acpu *psxCpu;
	42	extern R3000Acpu psxInt;
f95a77f7	43	#if (defined(__x86_64__) \|\| defined(__i386__) \|\| defined(__sh__) \|\| defined(__ppc__) \|\| defined(__arm__)) && !defined(NOPSXREC)
ef79bbde P	44	extern R3000Acpu psxRec;
	45	#define PSXREC
	46	#endif
	47
	48	typedef union {
	49	#if defined(__BIGENDIAN__)
	50	struct { u8 h3, h2, h, l; } b;
	51	struct { s8 h3, h2, h, l; } sb;
	52	struct { u16 h, l; } w;
	53	struct { s16 h, l; } sw;
	54	#else
	55	struct { u8 l, h, h2, h3; } b;
	56	struct { u16 l, h; } w;
	57	struct { s8 l, h, h2, h3; } sb;
	58	struct { s16 l, h; } sw;
	59	#endif
	60	} PAIR;
	61
	62	typedef union {
	63	struct {
	64	u32 r0, at, v0, v1, a0, a1, a2, a3,
	65	t0, t1, t2, t3, t4, t5, t6, t7,
	66	s0, s1, s2, s3, s4, s5, s6, s7,
	67	t8, t9, k0, k1, gp, sp, s8, ra, lo, hi;
	68	} n;
	69	u32 r[34]; /* Lo, Hi in r[32] and r[33] */
	70	PAIR p[34];
	71	} psxGPRRegs;
	72
	73	typedef union {
	74	struct {
	75	u32 Index, Random, EntryLo0, EntryLo1,
	76	Context, PageMask, Wired, Reserved0,
	77	BadVAddr, Count, EntryHi, Compare,
	78	Status, Cause, EPC, PRid,
	79	Config, LLAddr, WatchLO, WatchHI,
	80	XContext, Reserved1, Reserved2, Reserved3,
	81	Reserved4, Reserved5, ECC, CacheErr,
	82	TagLo, TagHi, ErrorEPC, Reserved6;
	83	} n;
	84	u32 r[32];
	85	PAIR p[32];
	86	} psxCP0Regs;
	87
	88	typedef struct {
	89	short x, y;
	90	} SVector2D;
	91
	92	typedef struct {
	93	short z, pad;
	94	} SVector2Dz;
	95
	96	typedef struct {
	97	short x, y, z, pad;
	98	} SVector3D;
	99
	100	typedef struct {
	101	short x, y, z, pad;
	102	} LVector3D;
	103
	104	typedef struct {
	105	unsigned char r, g, b, c;
	106	} CBGR;
	107
108	typedef struct {
109	short m11, m12, m13, m21, m22, m23, m31, m32, m33, pad;
110	} SMatrix3D;
111
112	typedef union {
113	struct {
114	SVector3D v0, v1, v2;
115	CBGR rgb;
116	s32 otz;
117	s32 ir0, ir1, ir2, ir3;
118	SVector2D sxy0, sxy1, sxy2, sxyp;
119	SVector2Dz sz0, sz1, sz2, sz3;
120	CBGR rgb0, rgb1, rgb2;
121	s32 reserved;
122	s32 mac0, mac1, mac2, mac3;
123	u32 irgb, orgb;
124	s32 lzcs, lzcr;
125	} n;
126	u32 r[32];
127	PAIR p[32];
128	} psxCP2Data;
129
130	typedef union {
131	struct {
132	SMatrix3D rMatrix;
133	s32 trX, trY, trZ;
134	SMatrix3D lMatrix;
135	s32 rbk, gbk, bbk;
136	SMatrix3D cMatrix;
137	s32 rfc, gfc, bfc;
138	s32 ofx, ofy;
139	s32 h;
140	s32 dqa, dqb;
141	s32 zsf3, zsf4;
142	s32 flag;
143	} n;
144	u32 r[32];
145	PAIR p[32];
146	} psxCP2Ctrl;
147
d28b54b1	148	enum {
	149	PSXINT_SIO = 0,
	150	PSXINT_CDR,
	151	PSXINT_CDREAD,
	152	PSXINT_GPUDMA,
	153	PSXINT_MDECOUTDMA,
	154	PSXINT_SPUDMA,
528ad661	155	PSXINT_GPUBUSY,
528ad661	156	PSXINT_MDECINDMA,
57a757ce	157	PSXINT_GPUOTCDMA,
9f8b032d	158	PSXINT_CDRDMA,
d28b54b1	159	PSXINT_NEWDRC_CHECK,
9f8b032d	160	DUMMY2,
9f8b032d	161	PSXINT_CDRLID,
d28b54b1	162	PSXINT_COUNT
	163	};
	164
ef79bbde P	165	typedef struct {
	166	psxGPRRegs GPR; /* General Purpose Registers */
	167	psxCP0Regs CP0; /* Coprocessor0 Registers */
	168	psxCP2Data CP2D; /* Cop2 data registers */
	169	psxCP2Ctrl CP2C; /* Cop2 control registers */
	170	u32 pc; /* Program counter */
	171	u32 code; /* The instruction */
	172	u32 cycle;
	173	u32 interrupt;
d28b54b1	174	struct { u32 sCycle, cycle; } intCycle[32];
ef79bbde P	175	} psxRegisters;
	176
	177	extern psxRegisters psxRegs;
	178
d28b54b1	179	/* new_dynarec stuff */
	180	extern u32 event_cycles[PSXINT_COUNT];
	181	extern u32 next_interupt;
	182
52082bc1	183	void new_dyna_save(void);
	184	void new_dyna_restore(void);
	185
d28b54b1	186	#define new_dyna_set_event(e, c) { \
	187	s32 c_ = c; \
	188	u32 abs_ = psxRegs.cycle + c_; \
	189	s32 odi_ = next_interupt - psxRegs.cycle; \
	190	event_cycles[e] = abs_; \
	191	if (c_ < odi_) { \
	192	/printf("%u: next_interupt %d -> %d (%u)\n", psxRegs.cycle, odi_, c_, abs_);/ \
	193	next_interupt = abs_; \
	194	} \
	195	}
	196
ef79bbde P	197	#if defined(__BIGENDIAN__)
	198
	199	#define _i32(x) (s32 )&x
	200	#define _u32(x) x
	201
	202	#define _i16(x) (((short *)&x)[1])
	203	#define _u16(x) (((unsigned short *)&x)[1])
	204
	205	#define _i8(x) (((char *)&x)[3])
	206	#define _u8(x) (((unsigned char *)&x)[3])
	207
	208	#else
	209
	210	#define _i32(x) (s32 )&x
	211	#define _u32(x) x
	212
	213	#define _i16(x) (short )&x
	214	#define _u16(x) (unsigned short )&x
	215
	216	#define _i8(x) (char )&x
	217	#define _u8(x) (unsigned char )&x
	218
	219	#endif
	220
	221	/** R3000A Instruction Macros **/
	222	#define _PC_ psxRegs.pc // The next PC to be executed
	223
	224	#define _fOp_(code) ((code >> 26) ) // The opcode part of the instruction register
	225	#define _fFunct_(code) ((code ) & 0x3F) // The funct part of the instruction register
	226	#define _fRd_(code) ((code >> 11) & 0x1F) // The rd part of the instruction register
	227	#define _fRt_(code) ((code >> 16) & 0x1F) // The rt part of the instruction register
	228	#define _fRs_(code) ((code >> 21) & 0x1F) // The rs part of the instruction register
	229	#define _fSa_(code) ((code >> 6) & 0x1F) // The sa part of the instruction register
	230	#define _fIm_(code) ((u16)code) // The immediate part of the instruction register
	231	#define _fTarget_(code) (code & 0x03ffffff) // The target part of the instruction register
	232
	233	#define _fImm_(code) ((s16)code) // sign-extended immediate
	234	#define _fImmU_(code) (code&0xffff) // zero-extended immediate
	235
	236	#define _Op_ _fOp_(psxRegs.code)
	237	#define _Funct_ _fFunct_(psxRegs.code)
	238	#define _Rd_ _fRd_(psxRegs.code)
	239	#define _Rt_ _fRt_(psxRegs.code)
	240	#define _Rs_ _fRs_(psxRegs.code)
	241	#define _Sa_ _fSa_(psxRegs.code)
	242	#define _Im_ _fIm_(psxRegs.code)
	243	#define _Target_ _fTarget_(psxRegs.code)
	244
	245	#define _Imm_ _fImm_(psxRegs.code)
	246	#define _ImmU_ _fImmU_(psxRegs.code)
	247
	248	#define _rRs_ psxRegs.GPR.r[_Rs_] // Rs register
	249	#define _rRt_ psxRegs.GPR.r[_Rt_] // Rt register
	250	#define _rRd_ psxRegs.GPR.r[_Rd_] // Rd register
	251	#define _rSa_ psxRegs.GPR.r[_Sa_] // Sa register
	252	#define _rFs_ psxRegs.CP0.r[_Rd_] // Fs register
	253
	254	#define _c2dRs_ psxRegs.CP2D.r[_Rs_] // Rs cop2 data register
	255	#define _c2dRt_ psxRegs.CP2D.r[_Rt_] // Rt cop2 data register
	256	#define _c2dRd_ psxRegs.CP2D.r[_Rd_] // Rd cop2 data register
	257	#define _c2dSa_ psxRegs.CP2D.r[_Sa_] // Sa cop2 data register
	258
	259	#define _rHi_ psxRegs.GPR.n.hi // The HI register
	260	#define _rLo_ psxRegs.GPR.n.lo // The LO register
261
262	#define _JumpTarget_ ((_Target_ * 4) + (_PC_ & 0xf0000000)) // Calculates the target during a jump instruction
263	#define _BranchTarget_ ((s16)_Im_ * 4 + _PC_) // Calculates the target during a branch instruction
264
265	#define _SetLink(x) psxRegs.GPR.r[x] = _PC_ + 4; // Sets the return address in the link register
266
267	int psxInit();
268	void psxReset();
269	void psxShutdown();
270	void psxException(u32 code, u32 bd);
271	void psxBranchTest();
272	void psxExecuteBios();
273	int psxTestLoadDelay(int reg, u32 tmp);
274	void psxDelayTest(int reg, u32 bpc);
275	void psxTestSWInts();
276	void psxJumpTest();
277
278	#ifdef __cplusplus
279	}
280	#endif
281	#endif