drc: adjust bogus looking check
[pcsx_rearmed.git] / plugins / dfsound / freeze.c
CommitLineData
ef79bbde
P
1/***************************************************************************\r
2 freeze.c - description\r
3 -------------------\r
4 begin : Wed May 15 2002\r
5 copyright : (C) 2002 by Pete Bernert\r
6 email : BlackDove@addcom.de\r
7 ***************************************************************************/\r
8/***************************************************************************\r
9 * *\r
10 * This program is free software; you can redistribute it and/or modify *\r
11 * it under the terms of the GNU General Public License as published by *\r
12 * the Free Software Foundation; either version 2 of the License, or *\r
13 * (at your option) any later version. See also the license.txt file for *\r
14 * additional informations. *\r
15 * *\r
16 ***************************************************************************/\r
17\r
18#include "stdafx.h"\r
19\r
20#define _IN_FREEZE\r
21\r
22#include "externals.h"\r
23#include "registers.h"\r
24#include "spu.h"\r
ef79bbde
P
25\r
26////////////////////////////////////////////////////////////////////////\r
27// freeze structs\r
28////////////////////////////////////////////////////////////////////////\r
29\r
c668f248 30typedef struct\r
31{\r
32 int AttackModeExp;\r
33 int AttackTime;\r
34 int DecayTime;\r
35 int SustainLevel;\r
36 int SustainModeExp;\r
37 int SustainModeDec;\r
38 int SustainTime;\r
39 int ReleaseModeExp;\r
40 unsigned int ReleaseVal;\r
41 int ReleaseTime;\r
42 int ReleaseStartTime; \r
43 int ReleaseVol; \r
44 int lTime;\r
45 int lVolume;\r
46} ADSRInfo;\r
47\r
6d866bb7 48typedef struct\r
49{\r
50 int State;\r
51 int AttackModeExp;\r
52 int AttackRate;\r
53 int DecayRate;\r
54 int SustainLevel;\r
55 int SustainModeExp;\r
56 int SustainIncrease;\r
57 int SustainRate;\r
58 int ReleaseModeExp;\r
59 int ReleaseRate;\r
60 int EnvelopeVol;\r
c668f248 61 int lVolume;\r
62 int lDummy1;\r
63 int lDummy2;\r
6d866bb7 64} ADSRInfoEx_orig;\r
65\r
66typedef struct\r
67{\r
68 // no mutexes used anymore... don't need them to sync access\r
69 //HANDLE hMutex;\r
70\r
71 int bNew; // start flag\r
72\r
73 int iSBPos; // mixing stuff\r
74 int spos;\r
75 int sinc;\r
76 int SB[32+32]; // Pete added another 32 dwords in 1.6 ... prevents overflow issues with gaussian/cubic interpolation (thanx xodnizel!), and can be used for even better interpolations, eh? :)\r
77 int sval;\r
78\r
8e1040b6 79 int iStart; // start ptr into sound mem\r
80 int iCurr; // current pos in sound mem\r
81 int iLoop; // loop ptr in sound mem\r
6d866bb7 82\r
83 int bOn; // is channel active (sample playing?)\r
84 int bStop; // is channel stopped (sample _can_ still be playing, ADSR Release phase)\r
85 int bReverb; // can we do reverb on this channel? must have ctrl register bit, to get active\r
86 int iActFreq; // current psx pitch\r
87 int iUsedFreq; // current pc pitch\r
88 int iLeftVolume; // left volume\r
89 int iLeftVolRaw; // left psx volume value\r
90 int bIgnoreLoop; // ignore loop bit, if an external loop address is used\r
91 int iMute; // mute mode\r
92 int iRightVolume; // right volume\r
93 int iRightVolRaw; // right psx volume value\r
94 int iRawPitch; // raw pitch (0...3fff)\r
95 int iIrqDone; // debug irq done flag\r
96 int s_1; // last decoding infos\r
97 int s_2;\r
98 int bRVBActive; // reverb active flag\r
99 int iRVBOffset; // reverb offset\r
100 int iRVBRepeat; // reverb repeat\r
101 int bNoise; // noise active flag\r
102 int bFMod; // freq mod (0=off, 1=sound channel, 2=freq channel)\r
103 int iRVBNum; // another reverb helper\r
104 int iOldNoise; // old noise val for this channel \r
105 ADSRInfo ADSR; // active ADSR settings\r
106 ADSRInfoEx_orig ADSRX; // next ADSR settings (will be moved to active on sample start)\r
107} SPUCHAN_orig;\r
108\r
ef79bbde
P
109typedef struct\r
110{\r
111 char szSPUName[8];\r
112 uint32_t ulFreezeVersion;\r
113 uint32_t ulFreezeSize;\r
114 unsigned char cSPUPort[0x200];\r
115 unsigned char cSPURam[0x80000];\r
116 xa_decode_t xaS; \r
117} SPUFreeze_t;\r
118\r
119typedef struct\r
120{\r
121 unsigned short spuIrq;\r
122 uint32_t pSpuIrq;\r
123 uint32_t spuAddr;\r
124 uint32_t dummy1;\r
125 uint32_t dummy2;\r
126 uint32_t dummy3;\r
127\r
6d866bb7 128 SPUCHAN_orig s_chan[MAXCHAN]; \r
ef79bbde
P
129\r
130} SPUOSSFreeze_t;\r
131\r
132////////////////////////////////////////////////////////////////////////\r
133\r
134void LoadStateV5(SPUFreeze_t * pF); // newest version\r
650adfd2 135void LoadStateUnknown(SPUFreeze_t * pF, uint32_t cycles); // unknown format\r
ef79bbde 136\r
6d866bb7 137// we want to retain compatibility between versions,\r
138// so use original channel struct\r
381ea103 139static void save_channel(SPUCHAN_orig *d, const SPUCHAN *s, int ch)\r
6d866bb7 140{\r
141 memset(d, 0, sizeof(*d));\r
3154bfab 142 d->bNew = !!(spu.dwNewChannel & (1<<ch));\r
6d866bb7 143 d->iSBPos = s->iSBPos;\r
144 d->spos = s->spos;\r
145 d->sinc = s->sinc;\r
de4a0279 146 memcpy(d->SB, spu.SB + ch * SB_SIZE, sizeof(d->SB[0]) * SB_SIZE);\r
8e1040b6 147 d->iStart = (regAreaGet(ch,6)&~1)<<3;\r
148 d->iCurr = 0; // set by the caller\r
149 d->iLoop = 0; // set by the caller\r
3154bfab 150 d->bOn = !!(spu.dwChannelOn & (1<<ch));\r
9ad8abfa 151 d->bStop = s->ADSRX.State == ADSR_RELEASE;\r
6d866bb7 152 d->bReverb = s->bReverb;\r
7e44d49d 153 d->iActFreq = 1;\r
154 d->iUsedFreq = 2;\r
6d866bb7 155 d->iLeftVolume = s->iLeftVolume;\r
e4f075af 156 // this one is nasty but safe, save compat is important\r
157 d->bIgnoreLoop = (s->prevflags ^ 2) << 1;\r
6d866bb7 158 d->iRightVolume = s->iRightVolume;\r
159 d->iRawPitch = s->iRawPitch;\r
de4a0279 160 d->s_1 = spu.SB[ch * SB_SIZE + 27]; // yes it's reversed\r
161 d->s_2 = spu.SB[ch * SB_SIZE + 26];\r
6d866bb7 162 d->bRVBActive = s->bRVBActive;\r
6d866bb7 163 d->bNoise = s->bNoise;\r
164 d->bFMod = s->bFMod;\r
6d866bb7 165 d->ADSRX.State = s->ADSRX.State;\r
166 d->ADSRX.AttackModeExp = s->ADSRX.AttackModeExp;\r
167 d->ADSRX.AttackRate = s->ADSRX.AttackRate;\r
168 d->ADSRX.DecayRate = s->ADSRX.DecayRate;\r
169 d->ADSRX.SustainLevel = s->ADSRX.SustainLevel;\r
170 d->ADSRX.SustainModeExp = s->ADSRX.SustainModeExp;\r
171 d->ADSRX.SustainIncrease = s->ADSRX.SustainIncrease;\r
172 d->ADSRX.SustainRate = s->ADSRX.SustainRate;\r
173 d->ADSRX.ReleaseModeExp = s->ADSRX.ReleaseModeExp;\r
174 d->ADSRX.ReleaseRate = s->ADSRX.ReleaseRate;\r
175 d->ADSRX.EnvelopeVol = s->ADSRX.EnvelopeVol;\r
176 d->ADSRX.lVolume = d->bOn; // hmh\r
177}\r
178\r
381ea103 179static void load_channel(SPUCHAN *d, const SPUCHAN_orig *s, int ch)\r
6d866bb7 180{\r
181 memset(d, 0, sizeof(*d));\r
3154bfab 182 if (s->bNew) spu.dwNewChannel |= 1<<ch;\r
6d866bb7 183 d->iSBPos = s->iSBPos;\r
650adfd2 184 if ((uint32_t)d->iSBPos >= 28) d->iSBPos = 27;\r
6d866bb7 185 d->spos = s->spos;\r
186 d->sinc = s->sinc;\r
650adfd2 187 d->sinc_inv = 0;\r
de4a0279 188 memcpy(spu.SB + ch * SB_SIZE, s->SB, sizeof(spu.SB[0]) * SB_SIZE);\r
8e1040b6 189 d->pCurr = (void *)((long)s->iCurr & 0x7fff0);\r
190 d->pLoop = (void *)((long)s->iLoop & 0x7fff0);\r
6d866bb7 191 d->bReverb = s->bReverb;\r
6d866bb7 192 d->iLeftVolume = s->iLeftVolume;\r
6d866bb7 193 d->iRightVolume = s->iRightVolume;\r
194 d->iRawPitch = s->iRawPitch;\r
6d866bb7 195 d->bRVBActive = s->bRVBActive;\r
6d866bb7 196 d->bNoise = s->bNoise;\r
197 d->bFMod = s->bFMod;\r
e4f075af 198 d->prevflags = (s->bIgnoreLoop >> 1) ^ 2;\r
6d866bb7 199 d->ADSRX.State = s->ADSRX.State;\r
9ad8abfa 200 if (s->bStop) d->ADSRX.State = ADSR_RELEASE;\r
6d866bb7 201 d->ADSRX.AttackModeExp = s->ADSRX.AttackModeExp;\r
202 d->ADSRX.AttackRate = s->ADSRX.AttackRate;\r
203 d->ADSRX.DecayRate = s->ADSRX.DecayRate;\r
204 d->ADSRX.SustainLevel = s->ADSRX.SustainLevel;\r
205 d->ADSRX.SustainModeExp = s->ADSRX.SustainModeExp;\r
206 d->ADSRX.SustainIncrease = s->ADSRX.SustainIncrease;\r
207 d->ADSRX.SustainRate = s->ADSRX.SustainRate;\r
208 d->ADSRX.ReleaseModeExp = s->ADSRX.ReleaseModeExp;\r
209 d->ADSRX.ReleaseRate = s->ADSRX.ReleaseRate;\r
210 d->ADSRX.EnvelopeVol = s->ADSRX.EnvelopeVol;\r
3154bfab 211 if (s->bOn) spu.dwChannelOn |= 1<<ch;\r
6f6fe969 212 else d->ADSRX.EnvelopeVol = 0;\r
6d866bb7 213}\r
214\r
650adfd2 215// force load from regArea to variables\r
216static void load_register(unsigned long reg, unsigned int cycles)\r
217{\r
3154bfab 218 unsigned short *r = &spu.regArea[((reg & 0xfff) - 0xc00) >> 1];\r
650adfd2 219 *r ^= 1;\r
220 SPUwriteRegister(reg, *r ^ 1, cycles);\r
221}\r
222\r
ef79bbde
P
223////////////////////////////////////////////////////////////////////////\r
224// SPUFREEZE: called by main emu on savestate load/save\r
225////////////////////////////////////////////////////////////////////////\r
226\r
650adfd2 227long CALLBACK SPUfreeze(uint32_t ulFreezeMode, SPUFreeze_t * pF,\r
228 uint32_t cycles)\r
ef79bbde
P
229{\r
230 int i;SPUOSSFreeze_t * pFO;\r
231\r
232 if(!pF) return 0; // first check\r
233\r
7b2c4897 234 do_samples(cycles, 1);\r
235\r
ef79bbde
P
236 if(ulFreezeMode) // info or save?\r
237 {//--------------------------------------------------//\r
238 if(ulFreezeMode==1) \r
239 memset(pF,0,sizeof(SPUFreeze_t)+sizeof(SPUOSSFreeze_t));\r
240\r
241 strcpy(pF->szSPUName,"PBOSS");\r
242 pF->ulFreezeVersion=5;\r
243 pF->ulFreezeSize=sizeof(SPUFreeze_t)+sizeof(SPUOSSFreeze_t);\r
244\r
245 if(ulFreezeMode==2) return 1; // info mode? ok, bye\r
246 // save mode:\r
3154bfab 247 memcpy(pF->cSPURam,spu.spuMem,0x80000); // copy common infos\r
248 memcpy(pF->cSPUPort,spu.regArea,0x200);\r
ef79bbde 249\r
3154bfab 250 if(spu.xapGlobal && spu.XAPlay!=spu.XAFeed) // some xa\r
ef79bbde 251 {\r
3154bfab 252 pF->xaS=*spu.xapGlobal;\r
ef79bbde
P
253 }\r
254 else \r
255 memset(&pF->xaS,0,sizeof(xa_decode_t)); // or clean xa\r
256\r
257 pFO=(SPUOSSFreeze_t *)(pF+1); // store special stuff\r
258\r
3154bfab 259 pFO->spuIrq = spu.regArea[(H_SPUirqAddr - 0x0c00) / 2];\r
260 if(spu.pSpuIrq) pFO->pSpuIrq = (unsigned long)spu.pSpuIrq-(unsigned long)spu.spuMemC;\r
ef79bbde 261\r
3154bfab 262 pFO->spuAddr=spu.spuAddr;\r
ef79bbde
P
263 if(pFO->spuAddr==0) pFO->spuAddr=0xbaadf00d;\r
264\r
265 for(i=0;i<MAXCHAN;i++)\r
266 {\r
5514a050 267 save_channel(&pFO->s_chan[i],&spu.s_chan[i],i);\r
268 if(spu.s_chan[i].pCurr)\r
269 pFO->s_chan[i].iCurr=spu.s_chan[i].pCurr-spu.spuMemC;\r
270 if(spu.s_chan[i].pLoop)\r
271 pFO->s_chan[i].iLoop=spu.s_chan[i].pLoop-spu.spuMemC;\r
ef79bbde
P
272 }\r
273\r
ef79bbde
P
274 return 1;\r
275 //--------------------------------------------------//\r
276 }\r
277 \r
278 if(ulFreezeMode!=0) return 0; // bad mode? bye\r
279\r
3154bfab 280 memcpy(spu.spuMem,pF->cSPURam,0x80000); // get ram\r
281 memcpy(spu.regArea,pF->cSPUPort,0x200);\r
0c1151fe 282 spu.bMemDirty = 1;\r
ef79bbde
P
283\r
284 if(pF->xaS.nsamples<=4032) // start xa again\r
285 SPUplayADPCMchannel(&pF->xaS);\r
286\r
3154bfab 287 spu.xapGlobal=0;\r
ef79bbde
P
288\r
289 if(!strcmp(pF->szSPUName,"PBOSS") && pF->ulFreezeVersion==5)\r
290 LoadStateV5(pF);\r
650adfd2 291 else LoadStateUnknown(pF, cycles);\r
ef79bbde
P
292\r
293 // repair some globals\r
294 for(i=0;i<=62;i+=2)\r
650adfd2 295 load_register(H_Reverb+i, cycles);\r
296 load_register(H_SPUReverbAddr, cycles);\r
297 load_register(H_SPUrvolL, cycles);\r
298 load_register(H_SPUrvolR, cycles);\r
ef79bbde 299\r
650adfd2 300 load_register(H_SPUctrl, cycles);\r
301 load_register(H_SPUstat, cycles);\r
302 load_register(H_CDLeft, cycles);\r
303 load_register(H_CDRight, cycles);\r
ef79bbde
P
304\r
305 // fix to prevent new interpolations from crashing\r
de4a0279 306 for(i=0;i<MAXCHAN;i++) spu.SB[i * SB_SIZE + 28]=0;\r
ef79bbde 307\r
6d75977b 308 ClearWorkingState();\r
3154bfab 309 spu.cycles_played = cycles;\r
ef79bbde 310\r
c4c66b22 311 if (spu.spuCtrl & CTRL_IRQ)\r
312 schedule_next_irq();\r
313\r
ef79bbde
P
314 return 1;\r
315}\r
316\r
317////////////////////////////////////////////////////////////////////////\r
318\r
319void LoadStateV5(SPUFreeze_t * pF)\r
320{\r
321 int i;SPUOSSFreeze_t * pFO;\r
322\r
323 pFO=(SPUOSSFreeze_t *)(pF+1);\r
324\r
c4c66b22 325 spu.pSpuIrq = spu.spuMemC + ((spu.regArea[(H_SPUirqAddr - 0x0c00) / 2] << 3) & ~0xf);\r
ef79bbde
P
326\r
327 if(pFO->spuAddr)\r
328 {\r
5514a050 329 if (pFO->spuAddr == 0xbaadf00d) spu.spuAddr = 0;\r
330 else spu.spuAddr = pFO->spuAddr & 0x7fffe;\r
ef79bbde
P
331 }\r
332\r
3154bfab 333 spu.dwNewChannel=0;\r
334 spu.dwChannelOn=0;\r
335 spu.dwChannelDead=0;\r
ef79bbde
P
336 for(i=0;i<MAXCHAN;i++)\r
337 {\r
5514a050 338 load_channel(&spu.s_chan[i],&pFO->s_chan[i],i);\r
ef79bbde 339\r
5514a050 340 spu.s_chan[i].pCurr+=(unsigned long)spu.spuMemC;\r
341 spu.s_chan[i].pLoop+=(unsigned long)spu.spuMemC;\r
ef79bbde
P
342 }\r
343}\r
344\r
345////////////////////////////////////////////////////////////////////////\r
346\r
650adfd2 347void LoadStateUnknown(SPUFreeze_t * pF, uint32_t cycles)\r
ef79bbde
P
348{\r
349 int i;\r
350\r
351 for(i=0;i<MAXCHAN;i++)\r
352 {\r
5514a050 353 spu.s_chan[i].pLoop=spu.spuMemC;\r
ef79bbde
P
354 }\r
355\r
3154bfab 356 spu.dwNewChannel=0;\r
357 spu.dwChannelOn=0;\r
358 spu.dwChannelDead=0;\r
c4c66b22 359 spu.pSpuIrq=spu.spuMemC;\r
ef79bbde
P
360\r
361 for(i=0;i<0xc0;i++)\r
362 {\r
650adfd2 363 load_register(0x1f801c00 + i*2, cycles);\r
ef79bbde
P
364 }\r
365}\r
366\r
367////////////////////////////////////////////////////////////////////////\r