af32b6c2 |
1 | /************************************* |
2 | Little John GP32 |
3 | File : ncpu.S |
4 | Authors : FCA author |
5 | modified and adapted by Yoyo. |
6 | adapted for fceu by notaz, 2007. |
7 | **************************************/ |
8 | |
9 | #include "ncpu.h" |
10 | |
11 | @@@ |
12 | @@@ Offets from REG_OP_TABLE |
13 | @@@ |
14 | #define OTOFFS_NES_RAM (nes_internal_ram - cpu_exec_table) |
15 | #define OTOFFS_NES_STACK (nes_stack - cpu_exec_table) |
16 | #define OTOFFS_NES_REGS (nes_registers - cpu_exec_table) |
17 | #define OTOFFS_PC_BASE (pc_base - cpu_exec_table) |
92e249b1 |
18 | #define OTOFFS_IRQ_HOOK (MapIRQHook - cpu_exec_table) |
370cff9a |
19 | #define OTOFFS_IRQH_CYC (MapIRQHookCyc - cpu_exec_table) |
c0bf6f9f |
20 | #define OTOFFS_X (X_ - cpu_exec_table) |
af32b6c2 |
21 | |
22 | @ fceu |
23 | #define FCEU_IQNMI 0x08 |
24 | #define FCEU_IQTEMP 0x80 |
25 | |
26 | |
27 | @@@@@@@@@@@@@@@@@@@@@@@@@@ |
28 | |
29 | |
30 | @ SECTION_FAST |
31 | SECTION_TEXT |
32 | ALIGN |
33 | |
370cff9a |
34 | /* |
c0bf6f9f |
35 | bbbb: |
36 | .ascii "rebase: %04x" |
37 | .byte 0x0a,0 |
38 | .align 4 |
370cff9a |
39 | */ |
af32b6c2 |
40 | |
41 | @@@ |
42 | @@@ r0 = Address (unbased) |
43 | @@@ uses REG_OP_TABLE; sets REG_PC; trashes r1,r2; keeps r0 |
44 | @@@ |
45 | .macro REBASE_PC |
46 | @ FIXME: do something with mem not in Page[]. |
c0bf6f9f |
47 | @ stmfd sp!, {r0-r3,r12,lr} |
48 | @ mov r1, r0 |
49 | @ ldr r0, =bbbb |
50 | @ bl printf |
51 | @ ldmfd sp!, {r0-r3,r12,lr} |
52 | |
af32b6c2 |
53 | cmp r0, #0x2000 |
54 | ldrge r1, =Page |
55 | movge r2, r0, lsr #11 |
56 | ldrge r2, [r1, r2, lsl #2] |
57 | andlt r2, r0, #0xf800 |
58 | addlt r1, REG_OP_TABLE, #OTOFFS_NES_RAM |
59 | sublt r2, r1, r2 |
60 | str r2, [REG_OP_TABLE, #OTOFFS_PC_BASE] |
61 | add REG_PC, r2, r0 |
62 | .endm |
63 | |
64 | |
af32b6c2 |
65 | |
66 | @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ |
67 | @@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@@ |
68 | @@@ |
69 | @@@ CYCLE_NEXT |
70 | @@@ |
71 |