2 * Memory I/O handlers for Sega/Mega CD.
\r
3 * (C) notaz, 2007-2009
\r
5 * This work is licensed under the terms of MAME license.
\r
6 * See COPYING file in the top-level directory.
\r
9 #include "../pico_int.h"
\r
10 #include "../memory.h"
\r
15 uptr s68k_read8_map [0x1000000 >> M68K_MEM_SHIFT];
\r
16 uptr s68k_read16_map [0x1000000 >> M68K_MEM_SHIFT];
\r
17 uptr s68k_write8_map [0x1000000 >> M68K_MEM_SHIFT];
\r
18 uptr s68k_write16_map[0x1000000 >> M68K_MEM_SHIFT];
\r
20 MAKE_68K_READ8(s68k_read8, s68k_read8_map)
\r
21 MAKE_68K_READ16(s68k_read16, s68k_read16_map)
\r
22 MAKE_68K_READ32(s68k_read32, s68k_read16_map)
\r
23 MAKE_68K_WRITE8(s68k_write8, s68k_write8_map)
\r
24 MAKE_68K_WRITE16(s68k_write16, s68k_write16_map)
\r
25 MAKE_68K_WRITE32(s68k_write32, s68k_write16_map)
\r
27 // -----------------------------------------------------------------
\r
29 // provided by ASM code:
\r
30 #ifdef _ASM_CD_MEMORY_C
\r
31 u32 PicoReadS68k8_pr(u32 a);
\r
32 u32 PicoReadS68k16_pr(u32 a);
\r
33 void PicoWriteS68k8_pr(u32 a, u32 d);
\r
34 void PicoWriteS68k16_pr(u32 a, u32 d);
\r
36 u32 PicoReadM68k8_cell0(u32 a);
\r
37 u32 PicoReadM68k8_cell1(u32 a);
\r
38 u32 PicoReadM68k16_cell0(u32 a);
\r
39 u32 PicoReadM68k16_cell1(u32 a);
\r
40 void PicoWriteM68k8_cell0(u32 a, u32 d);
\r
41 void PicoWriteM68k8_cell1(u32 a, u32 d);
\r
42 void PicoWriteM68k16_cell0(u32 a, u32 d);
\r
43 void PicoWriteM68k16_cell1(u32 a, u32 d);
\r
45 u32 PicoReadS68k8_dec0(u32 a);
\r
46 u32 PicoReadS68k8_dec1(u32 a);
\r
47 u32 PicoReadS68k16_dec0(u32 a);
\r
48 u32 PicoReadS68k16_dec1(u32 a);
\r
49 void PicoWriteS68k8_dec_m0b0(u32 a, u32 d);
\r
50 void PicoWriteS68k8_dec_m1b0(u32 a, u32 d);
\r
51 void PicoWriteS68k8_dec_m2b0(u32 a, u32 d);
\r
52 void PicoWriteS68k8_dec_m0b1(u32 a, u32 d);
\r
53 void PicoWriteS68k8_dec_m1b1(u32 a, u32 d);
\r
54 void PicoWriteS68k8_dec_m2b1(u32 a, u32 d);
\r
55 void PicoWriteS68k16_dec_m0b0(u32 a, u32 d);
\r
56 void PicoWriteS68k16_dec_m1b0(u32 a, u32 d);
\r
57 void PicoWriteS68k16_dec_m2b0(u32 a, u32 d);
\r
58 void PicoWriteS68k16_dec_m0b1(u32 a, u32 d);
\r
59 void PicoWriteS68k16_dec_m1b1(u32 a, u32 d);
\r
60 void PicoWriteS68k16_dec_m2b1(u32 a, u32 d);
\r
63 static void remap_prg_window(u32 r1, u32 r3);
\r
64 static void remap_word_ram(u32 r3);
\r
67 #define POLL_LIMIT 16
\r
68 #define POLL_CYCLES 64
\r
70 void m68k_comm_check(u32 a)
\r
72 pcd_sync_s68k(SekCyclesDone(), 0);
\r
73 if (SekNotPolling || a != Pico_mcd->m.m68k_poll_a) {
\r
74 Pico_mcd->m.m68k_poll_a = a;
\r
75 Pico_mcd->m.m68k_poll_cnt = 0;
\r
79 Pico_mcd->m.m68k_poll_cnt++;
\r
82 #ifndef _ASM_CD_MEMORY_C
\r
83 static u32 m68k_reg_read16(u32 a)
\r
90 // here IFL2 is always 0, just like in Gens
\r
91 d = ((Pico_mcd->s68k_regs[0x33] << 13) & 0x8000)
\r
92 | Pico_mcd->m.busreq;
\r
96 d = (Pico_mcd->s68k_regs[a]<<8) | (Pico_mcd->s68k_regs[a+1]&0xc7);
\r
97 elprintf(EL_CDREG3, "m68k_regs r3: %02x @%06x", (u8)d, SekPc);
\r
100 d = Pico_mcd->s68k_regs[4]<<8;
\r
103 d = *(u16 *)(Pico_mcd->bios + 0x72);
\r
106 d = Read_CDC_Host(0);
\r
109 elprintf(EL_UIO, "m68k FIXME: reserved read");
\r
111 case 0xC: // 384 cycle stopwatch timer
\r
113 d = pcd_cycles_m68k_to_s68k(SekCyclesDone());
\r
114 d = (d - Pico_mcd->m.stopwatch_base_c) / 384;
\r
116 elprintf(EL_CDREGS, "m68k stopwatch timer read (%04x)", d);
\r
121 // comm flag/cmd/status (0xE-0x2F)
\r
122 m68k_comm_check(a);
\r
123 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
127 elprintf(EL_UIO, "m68k_regs FIXME invalid read @ %02x", a);
\r
134 #ifndef _ASM_CD_MEMORY_C
\r
137 void m68k_reg_write8(u32 a, u32 d)
\r
145 if (d && (Pico_mcd->s68k_regs[0x33] & PCDS_IEN2)) {
\r
146 elprintf(EL_INTS, "m68k: s68k irq 2");
\r
147 pcd_sync_s68k(SekCyclesDone(), 0);
\r
148 SekInterruptS68k(2);
\r
153 dold = Pico_mcd->m.busreq;
\r
155 d |= 2; // verified: can't release bus on reset
\r
159 pcd_sync_s68k(SekCyclesDone(), 0);
\r
161 if ((dold ^ d) & 1)
\r
162 elprintf(EL_INTSW, "m68k: s68k reset %i", !(d&1));
\r
164 Pico_mcd->m.state_flags |= PCD_ST_S68K_RST;
\r
165 else if (d == 1 && (Pico_mcd->m.state_flags & PCD_ST_S68K_RST)) {
\r
166 Pico_mcd->m.state_flags &= ~PCD_ST_S68K_RST;
\r
167 elprintf(EL_CDREGS, "m68k: resetting s68k");
\r
170 if ((dold ^ d) & 2) {
\r
171 elprintf(EL_INTSW, "m68k: s68k brq %i", d >> 1);
\r
172 remap_prg_window(d, Pico_mcd->s68k_regs[3]);
\r
174 Pico_mcd->m.busreq = d;
\r
177 elprintf(EL_CDREGS, "m68k: prg wp=%02x", d);
\r
178 Pico_mcd->s68k_regs[2] = d; // really use s68k side register
\r
181 dold = Pico_mcd->s68k_regs[3];
\r
182 elprintf(EL_CDREG3, "m68k_regs w3: %02x @%06x", (u8)d, SekPc);
\r
183 if ((d ^ dold) & 0xc0) {
\r
184 elprintf(EL_CDREGS, "m68k: prg bank: %i -> %i",
\r
185 (Pico_mcd->s68k_regs[a]>>6), ((d>>6)&3));
\r
186 remap_prg_window(Pico_mcd->m.busreq, d);
\r
189 // 2M mode state is tracked regardless of current mode
\r
191 Pico_mcd->m.dmna_ret_2m |= 2;
\r
192 Pico_mcd->m.dmna_ret_2m &= ~1;
\r
194 if (dold & 4) { // 1M mode
\r
195 d ^= 2; // 0 sets DMNA, 1 does nothing
\r
196 d = (d & 0xc2) | (dold & 0x1f);
\r
199 d = (d & 0xc0) | (dold & 0x1c) | Pico_mcd->m.dmna_ret_2m;
\r
203 Pico_mcd->bios[0x72 + 1] = d; // simple hint vector changer
\r
206 Pico_mcd->bios[0x72] = d;
\r
207 elprintf(EL_CDREGS, "hint vector set to %04x%04x",
\r
208 ((u16 *)Pico_mcd->bios)[0x70/2], ((u16 *)Pico_mcd->bios)[0x72/2]);
\r
216 if ((a&0xf0) == 0x10)
\r
219 elprintf(EL_UIO, "m68k FIXME: invalid write? [%02x] %02x", a, d);
\r
223 if (d == Pico_mcd->s68k_regs[a])
\r
226 pcd_sync_s68k(SekCyclesDone(), 0);
\r
227 Pico_mcd->s68k_regs[a] = d;
\r
228 if (Pico_mcd->m.s68k_poll_a == (a & ~1)
\r
229 && Pico_mcd->m.s68k_poll_cnt > POLL_LIMIT)
\r
232 Pico_mcd->m.s68k_poll_a = 0;
\r
233 elprintf(EL_CDPOLL, "s68k poll release, a=%02x", a);
\r
237 u32 s68k_poll_detect(u32 a, u32 d)
\r
239 #ifdef USE_POLL_DETECT
\r
240 u32 cycles, cnt = 0;
\r
241 if (SekIsStoppedS68k())
\r
244 cycles = SekCyclesDoneS68k();
\r
245 if (!SekNotPolling && a == Pico_mcd->m.s68k_poll_a) {
\r
246 u32 clkdiff = cycles - Pico_mcd->m.s68k_poll_clk;
\r
247 if (clkdiff <= POLL_CYCLES) {
\r
248 cnt = Pico_mcd->m.s68k_poll_cnt + 1;
\r
249 //printf("-- diff: %u, cnt = %i\n", clkdiff, cnt);
\r
250 if (Pico_mcd->m.s68k_poll_cnt > POLL_LIMIT) {
\r
252 elprintf(EL_CDPOLL, "s68k poll detected @%06x, a=%02x",
\r
257 Pico_mcd->m.s68k_poll_a = a;
\r
258 Pico_mcd->m.s68k_poll_clk = cycles;
\r
259 Pico_mcd->m.s68k_poll_cnt = cnt;
\r
260 SekNotPollingS68k = 0;
\r
265 #define READ_FONT_DATA(basemask) \
\r
267 unsigned int fnt = *(unsigned int *)(Pico_mcd->s68k_regs + 0x4c); \
\r
268 unsigned int col0 = (fnt >> 8) & 0x0f, col1 = (fnt >> 12) & 0x0f; \
\r
269 if (fnt & (basemask << 0)) d = col1 ; else d = col0; \
\r
270 if (fnt & (basemask << 1)) d |= col1 << 4; else d |= col0 << 4; \
\r
271 if (fnt & (basemask << 2)) d |= col1 << 8; else d |= col0 << 8; \
\r
272 if (fnt & (basemask << 3)) d |= col1 << 12; else d |= col0 << 12; \
\r
276 #ifndef _ASM_CD_MEMORY_C
\r
279 u32 s68k_reg_read16(u32 a)
\r
285 return ((Pico_mcd->s68k_regs[0]&3)<<8) | 1; // ver = 0, not in reset state
\r
287 d = (Pico_mcd->s68k_regs[2]<<8) | (Pico_mcd->s68k_regs[3]&0x1f);
\r
288 elprintf(EL_CDREG3, "s68k_regs r3: %02x @%06x", (u8)d, SekPcS68k);
\r
289 return s68k_poll_detect(a, d);
\r
291 return CDC_Read_Reg();
\r
293 return Read_CDC_Host(1); // Gens returns 0 here on byte reads
\r
295 d = SekCyclesDoneS68k() - Pico_mcd->m.stopwatch_base_c;
\r
298 elprintf(EL_CDREGS, "s68k stopwatch timer read (%04x)", d);
\r
301 elprintf(EL_CDREGS, "s68k int3 timer read (%02x)", Pico_mcd->s68k_regs[31]);
\r
302 return Pico_mcd->s68k_regs[31];
\r
303 case 0x34: // fader
\r
304 return 0; // no busy bit
\r
305 case 0x50: // font data (check: Lunar 2, Silpheed)
\r
306 READ_FONT_DATA(0x00100000);
\r
309 READ_FONT_DATA(0x00010000);
\r
312 READ_FONT_DATA(0x10000000);
\r
315 READ_FONT_DATA(0x01000000);
\r
319 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
321 if (a >= 0x0e && a < 0x30)
\r
322 return s68k_poll_detect(a, d);
\r
327 #ifndef _ASM_CD_MEMORY_C
\r
330 void s68k_reg_write8(u32 a, u32 d)
\r
332 // Warning: d might have upper bits set
\r
339 return; // only m68k can change WP
\r
341 int dold = Pico_mcd->s68k_regs[3];
\r
342 elprintf(EL_CDREG3, "s68k_regs w3: %02x @%06x", (u8)d, SekPcS68k);
\r
348 Pico_mcd->m.dmna_ret_2m |= 1;
\r
349 Pico_mcd->m.dmna_ret_2m &= ~2; // DMNA clears
\r
355 elprintf(EL_CDREG3, "wram mode 2M->1M");
\r
356 wram_2M_to_1M(Pico_mcd->word_ram2M);
\r
359 if ((d ^ dold) & 0x1d)
\r
362 if ((d ^ dold) & 0x05)
\r
363 d &= ~2; // clear DMNA - swap complete
\r
368 elprintf(EL_CDREG3, "wram mode 1M->2M");
\r
369 wram_1M_to_2M(Pico_mcd->word_ram2M);
\r
372 d = (d & ~3) | Pico_mcd->m.dmna_ret_2m;
\r
377 elprintf(EL_CDREGS, "s68k CDC dest: %x", d&7);
\r
378 Pico_mcd->s68k_regs[4] = (Pico_mcd->s68k_regs[4]&0xC0) | (d&7); // CDC mode
\r
381 //dprintf("s68k CDC reg addr: %x", d&0xf);
\r
387 elprintf(EL_CDREGS, "s68k set CDC dma addr");
\r
390 case 0xd: // 384 cycle stopwatch timer
\r
391 elprintf(EL_CDREGS|EL_CD, "s68k clear stopwatch (%x)", d);
\r
392 // does this also reset internal 384 cycle counter?
\r
393 Pico_mcd->m.stopwatch_base_c = SekCyclesDoneS68k();
\r
399 case 0x31: // 384 cycle int3 timer
\r
401 elprintf(EL_CDREGS|EL_CD, "s68k set int3 timer: %02x", d);
\r
402 Pico_mcd->s68k_regs[a] = (u8) d;
\r
403 if (d) // d or d+1??
\r
404 pcd_event_schedule_s68k(PCD_EVENT_TIMER3, d * 384);
\r
406 pcd_event_schedule(0, PCD_EVENT_TIMER3, 0);
\r
408 case 0x33: // IRQ mask
\r
409 elprintf(EL_CDREGS|EL_CD, "s68k irq mask: %02x", d);
\r
411 if ((d ^ Pico_mcd->s68k_regs[0x33]) & d & PCDS_IEN4) {
\r
412 if (Pico_mcd->s68k_regs[0x37] & 4)
\r
413 CDD_Export_Status();
\r
416 case 0x34: // fader
\r
417 Pico_mcd->s68k_regs[a] = (u8) d & 0x7f;
\r
420 return; // d/m bit is unsetable
\r
422 u32 d_old = Pico_mcd->s68k_regs[0x37];
\r
423 Pico_mcd->s68k_regs[0x37] = d&7;
\r
424 if ((d&4) && !(d_old&4)) {
\r
425 CDD_Export_Status();
\r
430 Pico_mcd->s68k_regs[a] = (u8) d;
\r
431 CDD_Import_Command();
\r
435 if ((a&0x1f0) == 0x20)
\r
438 if ((a&0x1f0) == 0x10 || (a >= 0x38 && a < 0x42))
\r
440 elprintf(EL_UIO, "s68k FIXME: invalid write @ %02x?", a);
\r
444 Pico_mcd->s68k_regs[a] = (u8) d;
\r
448 Pico_mcd->s68k_regs[a] = (u8) d;
\r
449 if (Pico_mcd->m.m68k_poll_cnt)
\r
451 Pico_mcd->m.m68k_poll_cnt = 0;
\r
454 // -----------------------------------------------------------------
\r
456 // -----------------------------------------------------------------
\r
458 #ifndef _ASM_CD_MEMORY_C
\r
459 #include "cell_map.c"
\r
461 // WORD RAM, cell aranged area (220000 - 23ffff)
\r
462 static u32 PicoReadM68k8_cell0(u32 a)
\r
464 a = (a&3) | (cell_map(a >> 2) << 2); // cell arranged
\r
465 return Pico_mcd->word_ram1M[0][a ^ 1];
\r
468 static u32 PicoReadM68k8_cell1(u32 a)
\r
470 a = (a&3) | (cell_map(a >> 2) << 2);
\r
471 return Pico_mcd->word_ram1M[1][a ^ 1];
\r
474 static u32 PicoReadM68k16_cell0(u32 a)
\r
476 a = (a&2) | (cell_map(a >> 2) << 2);
\r
477 return *(u16 *)(Pico_mcd->word_ram1M[0] + a);
\r
480 static u32 PicoReadM68k16_cell1(u32 a)
\r
482 a = (a&2) | (cell_map(a >> 2) << 2);
\r
483 return *(u16 *)(Pico_mcd->word_ram1M[1] + a);
\r
486 static void PicoWriteM68k8_cell0(u32 a, u32 d)
\r
488 a = (a&3) | (cell_map(a >> 2) << 2);
\r
489 Pico_mcd->word_ram1M[0][a ^ 1] = d;
\r
492 static void PicoWriteM68k8_cell1(u32 a, u32 d)
\r
494 a = (a&3) | (cell_map(a >> 2) << 2);
\r
495 Pico_mcd->word_ram1M[1][a ^ 1] = d;
\r
498 static void PicoWriteM68k16_cell0(u32 a, u32 d)
\r
500 a = (a&3) | (cell_map(a >> 2) << 2);
\r
501 *(u16 *)(Pico_mcd->word_ram1M[0] + a) = d;
\r
504 static void PicoWriteM68k16_cell1(u32 a, u32 d)
\r
506 a = (a&3) | (cell_map(a >> 2) << 2);
\r
507 *(u16 *)(Pico_mcd->word_ram1M[1] + a) = d;
\r
511 // RAM cart (40000 - 7fffff, optional)
\r
512 static u32 PicoReadM68k8_ramc(u32 a)
\r
515 if (a == 0x400001) {
\r
516 if (SRam.data != NULL)
\r
521 if ((a & 0xfe0000) == 0x600000) {
\r
522 if (SRam.data != NULL)
\r
523 d = SRam.data[((a >> 1) & 0xffff) + 0x2000];
\r
528 return Pico_mcd->m.bcram_reg;
\r
530 elprintf(EL_UIO, "m68k unmapped r8 [%06x] @%06x", a, SekPc);
\r
534 static u32 PicoReadM68k16_ramc(u32 a)
\r
536 elprintf(EL_ANOMALY, "ramcart r16: [%06x] @%06x", a, SekPcS68k);
\r
537 return PicoReadM68k8_ramc(a + 1);
\r
540 static void PicoWriteM68k8_ramc(u32 a, u32 d)
\r
542 if ((a & 0xfe0000) == 0x600000) {
\r
543 if (SRam.data != NULL && (Pico_mcd->m.bcram_reg & 1)) {
\r
544 SRam.data[((a>>1) & 0xffff) + 0x2000] = d;
\r
550 if (a == 0x7fffff) {
\r
551 Pico_mcd->m.bcram_reg = d;
\r
555 elprintf(EL_UIO, "m68k unmapped w8 [%06x] %02x @%06x",
\r
556 a, d & 0xff, SekPc);
\r
559 static void PicoWriteM68k16_ramc(u32 a, u32 d)
\r
561 elprintf(EL_ANOMALY, "ramcart w16: [%06x] %04x @%06x",
\r
563 PicoWriteM68k8_ramc(a + 1, d);
\r
566 // IO/control/cd registers (a10000 - ...)
\r
567 #ifndef _ASM_CD_MEMORY_C
\r
568 u32 PicoRead8_mcd_io(u32 a)
\r
571 if ((a & 0xff00) == 0x2000) { // a12000 - a120ff
\r
572 d = m68k_reg_read16(a); // TODO: m68k_reg_read8
\r
576 elprintf(EL_CDREGS, "m68k_regs r8: [%02x] %02x @%06x",
\r
577 a & 0x3f, d, SekPc);
\r
581 // fallback to default MD handler
\r
582 return PicoRead8_io(a);
\r
585 u32 PicoRead16_mcd_io(u32 a)
\r
588 if ((a & 0xff00) == 0x2000) {
\r
589 d = m68k_reg_read16(a);
\r
590 elprintf(EL_CDREGS, "m68k_regs r16: [%02x] %04x @%06x",
\r
591 a & 0x3f, d, SekPc);
\r
595 return PicoRead16_io(a);
\r
598 void PicoWrite8_mcd_io(u32 a, u32 d)
\r
600 if ((a & 0xff00) == 0x2000) { // a12000 - a120ff
\r
601 elprintf(EL_CDREGS, "m68k_regs w8: [%02x] %02x @%06x",
\r
602 a & 0x3f, d, SekPc);
\r
603 m68k_reg_write8(a, d);
\r
607 PicoWrite16_io(a, d);
\r
610 void PicoWrite16_mcd_io(u32 a, u32 d)
\r
612 if ((a & 0xff00) == 0x2000) { // a12000 - a120ff
\r
613 elprintf(EL_CDREGS, "m68k_regs w16: [%02x] %04x @%06x",
\r
614 a & 0x3f, d, SekPc);
\r
616 m68k_reg_write8(a, d >> 8);
\r
617 if ((a & 0x3e) != 0x0e) // special case
\r
618 m68k_reg_write8(a + 1, d & 0xff);
\r
622 PicoWrite16_io(a, d);
\r
626 // -----------------------------------------------------------------
\r
628 // -----------------------------------------------------------------
\r
630 static u32 s68k_unmapped_read8(u32 a)
\r
632 elprintf(EL_UIO, "s68k unmapped r8 [%06x] @%06x", a, SekPc);
\r
636 static u32 s68k_unmapped_read16(u32 a)
\r
638 elprintf(EL_UIO, "s68k unmapped r16 [%06x] @%06x", a, SekPc);
\r
642 static void s68k_unmapped_write8(u32 a, u32 d)
\r
644 elprintf(EL_UIO, "s68k unmapped w8 [%06x] %02x @%06x",
\r
645 a, d & 0xff, SekPc);
\r
648 static void s68k_unmapped_write16(u32 a, u32 d)
\r
650 elprintf(EL_UIO, "s68k unmapped w16 [%06x] %04x @%06x",
\r
651 a, d & 0xffff, SekPc);
\r
654 // PRG RAM protected range (000000 - 01fdff)?
\r
655 // XXX verify: ff00 or 1fe00 max?
\r
656 static void PicoWriteS68k8_prgwp(u32 a, u32 d)
\r
658 if (a >= (Pico_mcd->s68k_regs[2] << 9))
\r
659 Pico_mcd->prg_ram[a ^ 1] = d;
\r
662 static void PicoWriteS68k16_prgwp(u32 a, u32 d)
\r
664 if (a >= (Pico_mcd->s68k_regs[2] << 9))
\r
665 *(u16 *)(Pico_mcd->prg_ram + a) = d;
\r
668 #ifndef _ASM_CD_MEMORY_C
\r
670 // decode (080000 - 0bffff, in 1M mode)
\r
671 static u32 PicoReadS68k8_dec0(u32 a)
\r
673 u32 d = Pico_mcd->word_ram1M[0][((a >> 1) ^ 1) & 0x1ffff];
\r
681 static u32 PicoReadS68k8_dec1(u32 a)
\r
683 u32 d = Pico_mcd->word_ram1M[1][((a >> 1) ^ 1) & 0x1ffff];
\r
691 static u32 PicoReadS68k16_dec0(u32 a)
\r
693 u32 d = Pico_mcd->word_ram1M[0][((a >> 1) ^ 1) & 0x1ffff];
\r
699 static u32 PicoReadS68k16_dec1(u32 a)
\r
701 u32 d = Pico_mcd->word_ram1M[1][((a >> 1) ^ 1) & 0x1ffff];
\r
707 /* check: jaguar xj 220 (draws entire world using decode) */
\r
708 #define mk_decode_w8(bank) \
\r
709 static void PicoWriteS68k8_dec_m0b##bank(u32 a, u32 d) \
\r
711 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
714 *pd = (*pd & 0x0f) | (d << 4); \
\r
716 *pd = (*pd & 0xf0) | (d & 0x0f); \
\r
719 static void PicoWriteS68k8_dec_m1b##bank(u32 a, u32 d) \
\r
721 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
722 u8 mask = (a & 1) ? 0x0f : 0xf0; \
\r
724 if (!(*pd & mask) && (d & 0x0f)) /* underwrite */ \
\r
725 PicoWriteS68k8_dec_m0b##bank(a, d); \
\r
728 static void PicoWriteS68k8_dec_m2b##bank(u32 a, u32 d) /* ...and m3? */ \
\r
730 if (d & 0x0f) /* overwrite */ \
\r
731 PicoWriteS68k8_dec_m0b##bank(a, d); \
\r
737 #define mk_decode_w16(bank) \
\r
738 static void PicoWriteS68k16_dec_m0b##bank(u32 a, u32 d) \
\r
740 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
743 *pd = d | (d >> 4); \
\r
746 static void PicoWriteS68k16_dec_m1b##bank(u32 a, u32 d) \
\r
748 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
750 d &= 0x0f0f; /* underwrite */ \
\r
751 if (!(*pd & 0xf0)) *pd |= d >> 4; \
\r
752 if (!(*pd & 0x0f)) *pd |= d; \
\r
755 static void PicoWriteS68k16_dec_m2b##bank(u32 a, u32 d) \
\r
757 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
759 d &= 0x0f0f; /* overwrite */ \
\r
762 if (!(d & 0xf0)) d |= *pd & 0xf0; \
\r
763 if (!(d & 0x0f)) d |= *pd & 0x0f; \
\r
772 // backup RAM (fe0000 - feffff)
\r
773 static u32 PicoReadS68k8_bram(u32 a)
\r
775 return Pico_mcd->bram[(a>>1)&0x1fff];
\r
778 static u32 PicoReadS68k16_bram(u32 a)
\r
781 elprintf(EL_ANOMALY, "FIXME: s68k_bram r16: [%06x] @%06x", a, SekPcS68k);
\r
782 a = (a >> 1) & 0x1fff;
\r
783 d = Pico_mcd->bram[a++];
\r
784 d|= Pico_mcd->bram[a++] << 8; // probably wrong, TODO: verify
\r
788 static void PicoWriteS68k8_bram(u32 a, u32 d)
\r
790 Pico_mcd->bram[(a >> 1) & 0x1fff] = d;
\r
794 static void PicoWriteS68k16_bram(u32 a, u32 d)
\r
796 elprintf(EL_ANOMALY, "s68k_bram w16: [%06x] %04x @%06x", a, d, SekPcS68k);
\r
797 a = (a >> 1) & 0x1fff;
\r
798 Pico_mcd->bram[a++] = d;
\r
799 Pico_mcd->bram[a++] = d >> 8; // TODO: verify..
\r
803 #ifndef _ASM_CD_MEMORY_C
\r
805 // PCM and registers (ff0000 - ffffff)
\r
806 static u32 PicoReadS68k8_pr(u32 a)
\r
811 if ((a & 0xfe00) == 0x8000) {
\r
813 if (a >= 0x0e && a < 0x30) {
\r
814 d = Pico_mcd->s68k_regs[a];
\r
815 s68k_poll_detect(a & ~1, d);
\r
818 else if (a >= 0x58 && a < 0x68)
\r
819 d = gfx_cd_read(a & ~1);
\r
820 else d = s68k_reg_read16(a & ~1);
\r
826 elprintf(EL_CDREGS, "s68k_regs r8: [%02x] %02x @%06x",
\r
832 // XXX: verify: probably odd addrs only?
\r
833 if ((a & 0x8000) == 0x0000) {
\r
836 d = Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a >> 1) & 0xfff];
\r
837 else if (a >= 0x20) {
\r
839 d = Pico_mcd->pcm.ch[a>>2].addr >> PCM_STEP_SHIFT;
\r
846 return s68k_unmapped_read8(a);
\r
849 static u32 PicoReadS68k16_pr(u32 a)
\r
854 if ((a & 0xfe00) == 0x8000) {
\r
856 if (0x58 <= a && a < 0x68)
\r
857 d = gfx_cd_read(a);
\r
858 else d = s68k_reg_read16(a);
\r
860 elprintf(EL_CDREGS, "s68k_regs r16: [%02x] %04x @%06x",
\r
866 if ((a & 0x8000) == 0x0000) {
\r
867 //elprintf(EL_ANOMALY, "FIXME: s68k_pcm r16: [%06x] @%06x", a, SekPcS68k);
\r
870 d = Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a>>1)&0xfff];
\r
871 else if (a >= 0x20) {
\r
873 d = Pico_mcd->pcm.ch[a>>2].addr >> PCM_STEP_SHIFT;
\r
874 if (a & 2) d >>= 8;
\r
876 elprintf(EL_CDREGS, "ret = %04x", d);
\r
880 return s68k_unmapped_read16(a);
\r
883 static void PicoWriteS68k8_pr(u32 a, u32 d)
\r
886 if ((a & 0xfe00) == 0x8000) {
\r
888 elprintf(EL_CDREGS, "s68k_regs w8: [%02x] %02x @%06x", a, d, SekPcS68k);
\r
889 if (0x58 <= a && a < 0x68)
\r
890 gfx_cd_write16(a&~1, (d<<8)|d);
\r
891 else s68k_reg_write8(a,d);
\r
896 if ((a & 0x8000) == 0x0000) {
\r
899 Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a>>1)&0xfff] = d;
\r
901 pcm_write(a>>1, d);
\r
905 s68k_unmapped_write8(a, d);
\r
908 static void PicoWriteS68k16_pr(u32 a, u32 d)
\r
911 if ((a & 0xfe00) == 0x8000) {
\r
913 elprintf(EL_CDREGS, "s68k_regs w16: [%02x] %04x @%06x", a, d, SekPcS68k);
\r
914 if (a >= 0x58 && a < 0x68)
\r
915 gfx_cd_write16(a, d);
\r
918 // special case, 2 byte writes would be handled differently
\r
920 Pico_mcd->s68k_regs[0xf] = d;
\r
923 s68k_reg_write8(a, d >> 8);
\r
924 s68k_reg_write8(a + 1, d & 0xff);
\r
930 if ((a & 0x8000) == 0x0000) {
\r
933 Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a>>1)&0xfff] = d;
\r
935 pcm_write(a>>1, d & 0xff);
\r
939 s68k_unmapped_write16(a, d);
\r
944 static const void *m68k_cell_read8[] = { PicoReadM68k8_cell0, PicoReadM68k8_cell1 };
\r
945 static const void *m68k_cell_read16[] = { PicoReadM68k16_cell0, PicoReadM68k16_cell1 };
\r
946 static const void *m68k_cell_write8[] = { PicoWriteM68k8_cell0, PicoWriteM68k8_cell1 };
\r
947 static const void *m68k_cell_write16[] = { PicoWriteM68k16_cell0, PicoWriteM68k16_cell1 };
\r
949 static const void *s68k_dec_read8[] = { PicoReadS68k8_dec0, PicoReadS68k8_dec1 };
\r
950 static const void *s68k_dec_read16[] = { PicoReadS68k16_dec0, PicoReadS68k16_dec1 };
\r
952 static const void *s68k_dec_write8[2][4] = {
\r
953 { PicoWriteS68k8_dec_m0b0, PicoWriteS68k8_dec_m1b0, PicoWriteS68k8_dec_m2b0, PicoWriteS68k8_dec_m2b0 },
\r
954 { PicoWriteS68k8_dec_m0b1, PicoWriteS68k8_dec_m1b1, PicoWriteS68k8_dec_m2b1, PicoWriteS68k8_dec_m2b1 },
\r
957 static const void *s68k_dec_write16[2][4] = {
\r
958 { PicoWriteS68k16_dec_m0b0, PicoWriteS68k16_dec_m1b0, PicoWriteS68k16_dec_m2b0, PicoWriteS68k16_dec_m2b0 },
\r
959 { PicoWriteS68k16_dec_m0b1, PicoWriteS68k16_dec_m1b1, PicoWriteS68k16_dec_m2b1, PicoWriteS68k16_dec_m2b1 },
\r
962 // -----------------------------------------------------------------
\r
964 static void remap_prg_window(u32 r1, u32 r3)
\r
968 void *bank = Pico_mcd->prg_ram_b[(r3 >> 6) & 3];
\r
969 cpu68k_map_all_ram(0x020000, 0x03ffff, bank, 0);
\r
972 m68k_map_unmap(0x020000, 0x03ffff);
\r
976 static void remap_word_ram(u32 r3)
\r
982 // 2M mode. XXX: allowing access in all cases for simplicity
\r
983 bank = Pico_mcd->word_ram2M;
\r
984 cpu68k_map_all_ram(0x200000, 0x23ffff, bank, 0);
\r
985 cpu68k_map_all_ram(0x080000, 0x0bffff, bank, 1);
\r
986 // TODO: handle 0x0c0000
\r
990 int m = (r3 & 0x18) >> 3;
\r
991 bank = Pico_mcd->word_ram1M[b0];
\r
992 cpu68k_map_all_ram(0x200000, 0x21ffff, bank, 0);
\r
993 bank = Pico_mcd->word_ram1M[b0 ^ 1];
\r
994 cpu68k_map_all_ram(0x0c0000, 0x0effff, bank, 1);
\r
995 // "cell arrange" on m68k
\r
996 cpu68k_map_set(m68k_read8_map, 0x220000, 0x23ffff, m68k_cell_read8[b0], 1);
\r
997 cpu68k_map_set(m68k_read16_map, 0x220000, 0x23ffff, m68k_cell_read16[b0], 1);
\r
998 cpu68k_map_set(m68k_write8_map, 0x220000, 0x23ffff, m68k_cell_write8[b0], 1);
\r
999 cpu68k_map_set(m68k_write16_map, 0x220000, 0x23ffff, m68k_cell_write16[b0], 1);
\r
1000 // "decode format" on s68k
\r
1001 cpu68k_map_set(s68k_read8_map, 0x080000, 0x0bffff, s68k_dec_read8[b0 ^ 1], 1);
\r
1002 cpu68k_map_set(s68k_read16_map, 0x080000, 0x0bffff, s68k_dec_read16[b0 ^ 1], 1);
\r
1003 cpu68k_map_set(s68k_write8_map, 0x080000, 0x0bffff, s68k_dec_write8[b0 ^ 1][m], 1);
\r
1004 cpu68k_map_set(s68k_write16_map, 0x080000, 0x0bffff, s68k_dec_write16[b0 ^ 1][m], 1);
\r
1008 // update fetchmap..
\r
1012 for (i = M68K_FETCHBANK1*2/16; (i<<(24-FAMEC_FETCHBITS)) < 0x240000; i++)
\r
1013 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico_mcd->word_ram2M - 0x200000;
\r
1017 for (i = M68K_FETCHBANK1*2/16; (i<<(24-FAMEC_FETCHBITS)) < 0x220000; i++)
\r
1018 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico_mcd->word_ram1M[r3 & 1] - 0x200000;
\r
1019 for (i = M68K_FETCHBANK1*0x0c/0x100; (i<<(24-FAMEC_FETCHBITS)) < 0x0e0000; i++)
\r
1020 PicoCpuFS68k.Fetch[i] = (unsigned long)Pico_mcd->word_ram1M[(r3&1)^1] - 0x0c0000;
\r
1025 void pcd_state_loaded_mem(void)
\r
1027 u32 r3 = Pico_mcd->s68k_regs[3];
\r
1029 /* after load events */
\r
1030 if (r3 & 4) // 1M mode?
\r
1031 wram_2M_to_1M(Pico_mcd->word_ram2M);
\r
1032 remap_word_ram(r3);
\r
1033 remap_prg_window(Pico_mcd->m.busreq, r3);
\r
1034 Pico_mcd->m.dmna_ret_2m &= 3;
\r
1036 // restore hint vector
\r
1037 *(unsigned short *)(Pico_mcd->bios + 0x72) = Pico_mcd->m.hint_vector;
\r
1041 static void m68k_mem_setup_cd(void);
\r
1044 PICO_INTERNAL void PicoMemSetupCD(void)
\r
1046 // setup default main68k map
\r
1049 // main68k map (BIOS mapped by PicoMemSetup()):
\r
1051 if (PicoOpt & POPT_EN_MCD_RAMCART) {
\r
1052 cpu68k_map_set(m68k_read8_map, 0x400000, 0x7fffff, PicoReadM68k8_ramc, 1);
\r
1053 cpu68k_map_set(m68k_read16_map, 0x400000, 0x7fffff, PicoReadM68k16_ramc, 1);
\r
1054 cpu68k_map_set(m68k_write8_map, 0x400000, 0x7fffff, PicoWriteM68k8_ramc, 1);
\r
1055 cpu68k_map_set(m68k_write16_map, 0x400000, 0x7fffff, PicoWriteM68k16_ramc, 1);
\r
1059 cpu68k_map_set(m68k_read8_map, 0xa10000, 0xa1ffff, PicoRead8_mcd_io, 1);
\r
1060 cpu68k_map_set(m68k_read16_map, 0xa10000, 0xa1ffff, PicoRead16_mcd_io, 1);
\r
1061 cpu68k_map_set(m68k_write8_map, 0xa10000, 0xa1ffff, PicoWrite8_mcd_io, 1);
\r
1062 cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, PicoWrite16_mcd_io, 1);
\r
1065 cpu68k_map_set(s68k_read8_map, 0x000000, 0xffffff, s68k_unmapped_read8, 1);
\r
1066 cpu68k_map_set(s68k_read16_map, 0x000000, 0xffffff, s68k_unmapped_read16, 1);
\r
1067 cpu68k_map_set(s68k_write8_map, 0x000000, 0xffffff, s68k_unmapped_write8, 1);
\r
1068 cpu68k_map_set(s68k_write16_map, 0x000000, 0xffffff, s68k_unmapped_write16, 1);
\r
1071 cpu68k_map_set(s68k_read8_map, 0x000000, 0x07ffff, Pico_mcd->prg_ram, 0);
\r
1072 cpu68k_map_set(s68k_read16_map, 0x000000, 0x07ffff, Pico_mcd->prg_ram, 0);
\r
1073 cpu68k_map_set(s68k_write8_map, 0x000000, 0x07ffff, Pico_mcd->prg_ram, 0);
\r
1074 cpu68k_map_set(s68k_write16_map, 0x000000, 0x07ffff, Pico_mcd->prg_ram, 0);
\r
1075 cpu68k_map_set(s68k_write8_map, 0x000000, 0x01ffff, PicoWriteS68k8_prgwp, 1);
\r
1076 cpu68k_map_set(s68k_write16_map, 0x000000, 0x01ffff, PicoWriteS68k16_prgwp, 1);
\r
1079 cpu68k_map_set(s68k_read8_map, 0xfe0000, 0xfeffff, PicoReadS68k8_bram, 1);
\r
1080 cpu68k_map_set(s68k_read16_map, 0xfe0000, 0xfeffff, PicoReadS68k16_bram, 1);
\r
1081 cpu68k_map_set(s68k_write8_map, 0xfe0000, 0xfeffff, PicoWriteS68k8_bram, 1);
\r
1082 cpu68k_map_set(s68k_write16_map, 0xfe0000, 0xfeffff, PicoWriteS68k16_bram, 1);
\r
1085 cpu68k_map_set(s68k_read8_map, 0xff0000, 0xffffff, PicoReadS68k8_pr, 1);
\r
1086 cpu68k_map_set(s68k_read16_map, 0xff0000, 0xffffff, PicoReadS68k16_pr, 1);
\r
1087 cpu68k_map_set(s68k_write8_map, 0xff0000, 0xffffff, PicoWriteS68k8_pr, 1);
\r
1088 cpu68k_map_set(s68k_write16_map, 0xff0000, 0xffffff, PicoWriteS68k16_pr, 1);
\r
1091 remap_word_ram(1);
\r
1095 PicoCpuCS68k.read8 = (void *)s68k_read8_map;
\r
1096 PicoCpuCS68k.read16 = (void *)s68k_read16_map;
\r
1097 PicoCpuCS68k.read32 = (void *)s68k_read16_map;
\r
1098 PicoCpuCS68k.write8 = (void *)s68k_write8_map;
\r
1099 PicoCpuCS68k.write16 = (void *)s68k_write16_map;
\r
1100 PicoCpuCS68k.write32 = (void *)s68k_write16_map;
\r
1101 PicoCpuCS68k.checkpc = NULL; /* unused */
\r
1102 PicoCpuCS68k.fetch8 = NULL;
\r
1103 PicoCpuCS68k.fetch16 = NULL;
\r
1104 PicoCpuCS68k.fetch32 = NULL;
\r
1108 PicoCpuFS68k.read_byte = s68k_read8;
\r
1109 PicoCpuFS68k.read_word = s68k_read16;
\r
1110 PicoCpuFS68k.read_long = s68k_read32;
\r
1111 PicoCpuFS68k.write_byte = s68k_write8;
\r
1112 PicoCpuFS68k.write_word = s68k_write16;
\r
1113 PicoCpuFS68k.write_long = s68k_write32;
\r
1115 // setup FAME fetchmap
\r
1119 // by default, point everything to fitst 64k of ROM (BIOS)
\r
1120 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
1121 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico.rom - (i<<(24-FAMEC_FETCHBITS));
\r
1122 // now real ROM (BIOS)
\r
1123 for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < Pico.romsize; i++)
\r
1124 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico.rom;
\r
1126 for (i = M68K_FETCHBANK1*14/16; i < M68K_FETCHBANK1; i++)
\r
1127 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico.ram - (i<<(24-FAMEC_FETCHBITS));
\r
1129 // PRG RAM is default
\r
1130 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
1131 PicoCpuFS68k.Fetch[i] = (unsigned long)Pico_mcd->prg_ram - (i<<(24-FAMEC_FETCHBITS));
\r
1133 for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < 0x80000; i++)
\r
1134 PicoCpuFS68k.Fetch[i] = (unsigned long)Pico_mcd->prg_ram;
\r
1135 // WORD RAM 2M area
\r
1136 for (i = M68K_FETCHBANK1*0x08/0x100; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < 0xc0000; i++)
\r
1137 PicoCpuFS68k.Fetch[i] = (unsigned long)Pico_mcd->word_ram2M - 0x80000;
\r
1138 // remap_word_ram() will setup word ram for both
\r
1142 m68k_mem_setup_cd();
\r
1148 u32 m68k_read8(u32 a);
\r
1149 u32 m68k_read16(u32 a);
\r
1150 u32 m68k_read32(u32 a);
\r
1151 void m68k_write8(u32 a, u8 d);
\r
1152 void m68k_write16(u32 a, u16 d);
\r
1153 void m68k_write32(u32 a, u32 d);
\r
1155 static unsigned int PicoReadCD8w (unsigned int a) {
\r
1156 return m68ki_cpu_p == &PicoCpuMS68k ? s68k_read8(a) : m68k_read8(a);
\r
1158 static unsigned int PicoReadCD16w(unsigned int a) {
\r
1159 return m68ki_cpu_p == &PicoCpuMS68k ? s68k_read16(a) : m68k_read16(a);
\r
1161 static unsigned int PicoReadCD32w(unsigned int a) {
\r
1162 return m68ki_cpu_p == &PicoCpuMS68k ? s68k_read32(a) : m68k_read32(a);
\r
1164 static void PicoWriteCD8w (unsigned int a, unsigned char d) {
\r
1165 if (m68ki_cpu_p == &PicoCpuMS68k) s68k_write8(a, d); else m68k_write8(a, d);
\r
1167 static void PicoWriteCD16w(unsigned int a, unsigned short d) {
\r
1168 if (m68ki_cpu_p == &PicoCpuMS68k) s68k_write16(a, d); else m68k_write16(a, d);
\r
1170 static void PicoWriteCD32w(unsigned int a, unsigned int d) {
\r
1171 if (m68ki_cpu_p == &PicoCpuMS68k) s68k_write32(a, d); else m68k_write32(a, d);
\r
1174 extern unsigned int (*pm68k_read_memory_8) (unsigned int address);
\r
1175 extern unsigned int (*pm68k_read_memory_16)(unsigned int address);
\r
1176 extern unsigned int (*pm68k_read_memory_32)(unsigned int address);
\r
1177 extern void (*pm68k_write_memory_8) (unsigned int address, unsigned char value);
\r
1178 extern void (*pm68k_write_memory_16)(unsigned int address, unsigned short value);
\r
1179 extern void (*pm68k_write_memory_32)(unsigned int address, unsigned int value);
\r
1181 static void m68k_mem_setup_cd(void)
\r
1183 pm68k_read_memory_8 = PicoReadCD8w;
\r
1184 pm68k_read_memory_16 = PicoReadCD16w;
\r
1185 pm68k_read_memory_32 = PicoReadCD32w;
\r
1186 pm68k_write_memory_8 = PicoWriteCD8w;
\r
1187 pm68k_write_memory_16 = PicoWriteCD16w;
\r
1188 pm68k_write_memory_32 = PicoWriteCD32w;
\r
1190 #endif // EMU_M68K
\r
1192 // vim:shiftwidth=2:ts=2:expandtab
\r