notaz.gp2x.de / picodrive.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
svp block extractor for recompiler
[picodrive.git] / Pico / carthw / svp / ssp16.c
CommitLineData
f8ef8ff7 1// basic, incomplete SSP160x (SSP1601?) interpreter
16ebbe9e 2// with SVP memory controller emu
d4ca252d 3
4// (c) Copyright 2008, Grazvydas "notaz" Ignotas
5// Free for non-commercial use.
6
7// For commercial use, separate licencing terms must be obtained.
8
9
10#include "../../PicoInt.h"
f8ef8ff7 11
12/*
13 * Register info
f8ef8ff7 14 *
15 * 0. "-"
16 * size: 16
17 * desc: Constant register with all bits set (0xffff).
18 *
19 * 1. "X"
20 * size: 16
d4ca252d 21 * desc: Generic register. When set, updates P (P = X * Y * 2)
f8ef8ff7 22 *
23 * 2. "Y"
24 * size: 16
d4ca252d 25 * desc: Generic register. When set, updates P (P = X * Y * 2)
f8ef8ff7 26 *
27 * 3. "A"
28 * size: 32
29 * desc: Accumulator.
30 *
31 * 4. "ST"
32 * size: 16
33 * desc: Status register. From MAME: bits 0-9 are CONTROL, other FLAG
34 * fedc ba98 7654 3210
5de27868 35 * 210 - RPL (?) "Loop size". If non-zero, makes (rX+) and (rX-) respectively
36 * modulo-increment and modulo-decrement. The value shows which
37 * power of 2 to use, i.e. 4 means modulo by 16.
38 * (e: fir16_32.sc, IIR_4B.SC, DECIM.SC)
f8ef8ff7 39 * 43 - RB (?)
5de27868 40 * 5 - GP0_0 (ST5?) Changed before acessing PM0 (affects banking?).
41 * 6 - GP0_1 (ST6?) Cleared before acessing PM0 (affects banking?). Set after.
42 * datasheet says these (5,6) bits correspond to hardware pins.
43 * 7 - IE (?) Not directly used by SVP code (never set, but preserved)?
44 * 8 - OP (?) Not used by SVP code (only cleared)? (MAME: saturated value
45 * (probably means clamping? i.e. 0x7ffc + 9 -> 0x7fff))
f8ef8ff7 46 * 9 - MACS (?) Not used by SVP code (only cleared)? (e: "mac shift")
47 * a - GPI_0 Interrupt 0 enable/status?
48 * b - GPI_1 Interrupt 1 enable/status?
49 * c - L L flag. Carry?
50 * d - Z Zero flag.
51 * e - OV Overflow flag.
52 * f - N Negative flag.
53 * seen directly changing code sequences:
54 * ldi ST, 0 ld A, ST ld A, ST ld A, ST ldi st, 20h
55 * ldi ST, 60h ori A, 60h and A, E8h and A, E8h
56 * ld ST, A ld ST, A ori 3
57 * ld ST, A
58 *
59 * 5. "STACK"
60 * size: 16
61 * desc: hw stack of 6 levels (according to datasheet)
62 *
63 * 6. "PC"
64 * size: 16
65 * desc: Program counter.
66 *
67 * 7. "P"
68 * size: 32
d4ca252d 69 * desc: multiply result register. P = X * Y * 2
f8ef8ff7 70 * probably affected by MACS bit in ST.
71 *
72 * 8. "PM0" (PM from PMAR name from Tasco's docs)
73 * size: 16?
74 * desc: Programmable Memory access register.
75 * On reset, or when one (both?) GP0 bits are clear,
d26dc685 76 * acts as status for XST, mapped at 015004 at 68k side:
77 * bit0: ssp has written something to XST (cleared when 015004 is read)
78 * bit1: 68k has written something through a1500{0|2} (cleared on PM0 read)
f8ef8ff7 79 *
80 * 9. "PM1"
81 * size: 16?
82 * desc: Programmable Memory access register.
83 * This reg. is only used as PMAR.
84 *
85 * 10. "PM2"
86 * size: 16?
87 * desc: Programmable Memory access register.
88 * This reg. is only used as PMAR.
89 *
90 * 11. "XST"
91 * size: 16?
d26dc685 92 * desc: eXternal STate. Mapped to a15000 and a15002 at 68k side.
f8ef8ff7 93 * Can be programmed as PMAR? (only seen in test mode code)
d26dc685 94 * Affects PM0 when written to?
f8ef8ff7 95 *
96 * 12. "PM4"
97 * size: 16?
98 * desc: Programmable Memory access register.
99 * This reg. is only used as PMAR. The most used PMAR by VR.
100 *
101 * 13. (unused by VR)
102 *
103 * 14. "PMC" (PMC from PMAC name from Tasco's docs)
104 * size: 32?
105 * desc: Programmable Memory access Control. Set using 2 16bit writes,
106 * first address, then mode word. After setting PMAC, PMAR sould
3554b0a4 107 * be blind accessed (ld -, PMx or ld PMx, -) to program it for
108 * reading and writing respectively.
109 * Reading the register also shifts it's state (from "waiting for
110 * address" to "waiting for mode" and back). Reads always return
111 * address related to last PMx register accressed.
689fb2c0 112 * (note: addresses do not wrap).
f8ef8ff7 113 *
114 * 15. "AL"
115 * size: 16
d4ca252d 116 * desc: Accumulator Low. 16 least significant bits of accumulator.
f8ef8ff7 117 * (normally reading acc (ld X, A) you get 16 most significant bits).
118 *
119 *
120 * There are 8 8-bit pointer registers rX. r0-r3 (ri) point to RAM0, r4-r7 (rj) point to RAM1.
5de27868 121 * They can be accessed directly, or 2 indirection levels can be used [ (rX), ((rX)) ],
122 * which work similar to * and ** operators in C, only they use different memory banks and
123 * ((rX)) also does post-increment. First indirection level (rX) accesses RAMx, second accesses
124 * program memory at address read from (rX), and increments value in (rX).
f8ef8ff7 125 *
126 * r0,r1,r2,r4,r5,r6 can be modified [ex: ldi r0, 5].
127 * 3 modifiers can be applied (optional):
5de27868 128 * + : post-increment [ex: ld a, (r0+) ]. Can be made modulo-increment by setting RPL bits in ST.
129 * - : post-decrement. Can be made modulo-decrement by setting RPL bits in ST (not sure).
130 * +!: post-increment, unaffected by RPL (probably).
131 * These are only used on 1st indirection level, so things like [ld a, ((r0+))] and [ld X, r6-]
132 * ar probably invalid.
f8ef8ff7 133 *
134 * r3 and r7 are special and can not be changed (at least Samsung samples and SVP code never do).
135 * They are fixed to the start of their RAM banks. (They are probably changeable for ssp1605+,
136 * Samsung's old DSP page claims that).
137 * 1 of these 4 modifiers must be used (short form direct addressing?):
138 * |00: RAMx[0] [ex: (r3|00), 0] (based on sample code)
139 * |01: RAMx[1]
140 * |10: RAMx[2] ? maybe 10h? accortding to Div_c_dp.sc, 2
141 * |11: RAMx[3]
142 *
143 *
144 * Instruction notes
145 *
d26dc685 146 * ld a, * doesn't affect flags! (e: A_LAW.SC, Div_c_dp.sc)
147 *
f8ef8ff7 148 * mld (rj), (ri) [, b]
149 * operation: A = 0; P = (rj) * (ri)
150 * notes: based on IIR_4B.SC sample. flags? what is b???
f8ef8ff7 151 *
152 * mpya (rj), (ri) [, b]
153 * name: multiply and add?
154 * operation: A += P; P = (rj) * (ri)
155 *
156 * mpys (rj), (ri), b
157 * name: multiply and subtract?
158 * notes: not used by VR code.
017512f2 159 *
d26dc685 160 * mod cond, op
161 * mod cond, shr does arithmetic shift
30752975 162 *
67256d4b 163 * 'ld -, AL' and probably 'ld AL, -' are for dummy assigns
164 *
30752975 165 * memory map:
166 * 000000 - 1fffff ROM, accessable by both
167 * 200000 - 2fffff unused?
d26dc685 168 * 300000 - 31ffff DRAM, both
30752975 169 * 320000 - 38ffff unused?
170 * 390000 - 3907ff IRAM. can only be accessed by ssp?
d26dc685 171 * 390000 - 39ffff similar mapping to "cell arrange" in Sega CD, 68k only?
172 * 3a0000 - 3affff similar mapping to "cell arrange" in Sega CD, a bit different
30752975 173 *
174 * 30fe02 - 0 if SVP busy, 1 if done (set by SVP, checked and cleared by 68k)
175 * 30fe06 - also sync related.
d26dc685 176 * 30fe08 - job number [1-12] for SVP. 0 means no job. Set by 68k, read-cleared by SVP.
177 *
67256d4b 178 * + figure out if 'op A, P' is 32bit (nearly sure it is)
67256d4b 179 * * does mld, mpya load their operands into X and Y?
180 * * OP simm
181 *
017512f2 182 * Assumptions in this code
183 * P is not directly writeable
5de27868 184 * flags correspond to full 32bit accumulator
185 * only Z and N status flags are emulated (others unused by SVP)
186 * modifiers for 'OP a, ri' are ignored (invalid?/not used by SVP)
f8ef8ff7 187 */
188
189#include "../../PicoInt.h"
190
017512f2 191#define u32 unsigned int
192
3554b0a4 193//#define USE_DEBUGGER
194
017512f2 195// 0
196#define rX ssp->gr[SSP_X].h
197#define rY ssp->gr[SSP_Y].h
198#define rA ssp->gr[SSP_A].h
199#define rST ssp->gr[SSP_ST].h // 4
200#define rSTACK ssp->gr[SSP_STACK].h
201#define rPC ssp->gr[SSP_PC].h
202#define rP ssp->gr[SSP_P]
203#define rPM0 ssp->gr[SSP_PM0].h // 8
204#define rPM1 ssp->gr[SSP_PM1].h
205#define rPM2 ssp->gr[SSP_PM2].h
206#define rXST ssp->gr[SSP_XST].h
207#define rPM4 ssp->gr[SSP_PM4].h // 12
208// 13
6b6a3e50 209#define rPMC ssp->gr[SSP_PMC] // will keep addr in .l, mode in .h
f8ef8ff7 210#define rAL ssp->gr[SSP_A].l
211
5de27868 212#define rA32 ssp->gr[SSP_A].v
213#define rIJ ssp->r
214
215#define IJind (((op>>6)&4)|(op&3))
216
6b6a3e50 217#ifndef EMBED_INTERPRETER
5de27868 218#define GET_PC() (PC - (unsigned short *)svp->iram_rom)
219#define GET_PPC_OFFS() ((unsigned int)PC - (unsigned int)svp->iram_rom - 2)
220#define SET_PC(d) PC = (unsigned short *)svp->iram_rom + d
6b6a3e50 221#endif
017512f2 222
223#define REG_READ(r) (((r) <= 4) ? ssp->gr[r].h : read_handlers[r]())
224#define REG_WRITE(r,d) { \
225 int r1 = r; \
5de27868 226 if (r1 >= 4) write_handlers[r1](d); \
017512f2 227 else if (r1 > 0) ssp->gr[r1].h = d; \
228}
229
5de27868 230// flags
d26dc685 231#define SSP_FLAG_L (1<<0xc)
232#define SSP_FLAG_Z (1<<0xd)
233#define SSP_FLAG_V (1<<0xe)
234#define SSP_FLAG_N (1<<0xf)
5de27868 235
236// update ZN according to 32bit ACC.
237#define UPD_ACC_ZN \
d26dc685 238 rST &= ~(SSP_FLAG_Z|SSP_FLAG_N); \
239 if (!rA32) rST |= SSP_FLAG_Z; \
240 else rST |= (rA32>>16)&SSP_FLAG_N;
5de27868 241
242// it seems SVP code never checks for L and OV, so we leave them out.
d26dc685 243// rST |= (t>>4)&SSP_FLAG_L;
67256d4b 244#define UPD_LZVN \
245 rST &= ~(SSP_FLAG_L|SSP_FLAG_Z|SSP_FLAG_V|SSP_FLAG_N); \
246 if (!rA32) rST |= SSP_FLAG_Z; \
247 else rST |= (rA32>>16)&SSP_FLAG_N;
248
5de27868 249// standard cond processing.
250// again, only Z and N is checked, as SVP doesn't seem to use any other conds.
251#define COND_CHECK \
252 switch (op&0xf0) { \
253 case 0x00: cond = 1; break; /* always true */ \
d26dc685 254 case 0x50: cond = !((rST ^ (op<<5)) & SSP_FLAG_Z); break; /* Z matches f(?) bit */ \
255 case 0x70: cond = !((rST ^ (op<<7)) & SSP_FLAG_N); break; /* N matches f(?) bit */ \
689fb2c0 256 default:elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME: unimplemented cond @ %04x", GET_PPC_OFFS()); break; \
5de27868 257 }
258
259// ops with accumulator.
260// how is low word really affected by these?
30752975 261// nearly sure 'ld A' doesn't affect flags
5de27868 262#define OP_LDA(x) \
30752975 263 ssp->gr[SSP_A].h = x
5de27868 264
67256d4b 265#define OP_LDA32(x) \
4bfc6da4 266 rA32 = x
67256d4b 267
5de27868 268#define OP_SUBA(x) { \
4bfc6da4 269 rA32 -= (x) << 16; \
270 UPD_LZVN \
5de27868 271}
272
67256d4b 273#define OP_SUBA32(x) { \
4bfc6da4 274 rA32 -= (x); \
67256d4b 275 UPD_LZVN \
276}
277
5de27868 278#define OP_CMPA(x) { \
4bfc6da4 279 u32 t = rA32 - ((x) << 16); \
280 rST &= ~(SSP_FLAG_L|SSP_FLAG_Z|SSP_FLAG_V|SSP_FLAG_N); \
281 if (!t) rST |= SSP_FLAG_Z; \
282 else rST |= (t>>16)&SSP_FLAG_N; \
5de27868 283}
284
67256d4b 285#define OP_CMPA32(x) { \
4bfc6da4 286 u32 t = rA32 - (x); \
67256d4b 287 rST &= ~(SSP_FLAG_L|SSP_FLAG_Z|SSP_FLAG_V|SSP_FLAG_N); \
288 if (!t) rST |= SSP_FLAG_Z; \
289 else rST |= (t>>16)&SSP_FLAG_N; \
290}
291
5de27868 292#define OP_ADDA(x) { \
4bfc6da4 293 rA32 += (x) << 16; \
294 UPD_LZVN \
5de27868 295}
296
67256d4b 297#define OP_ADDA32(x) { \
4bfc6da4 298 rA32 += (x); \
67256d4b 299 UPD_LZVN \
300}
301
5de27868 302#define OP_ANDA(x) \
4bfc6da4 303 rA32 &= (x) << 16; \
5de27868 304 UPD_ACC_ZN
305
67256d4b 306#define OP_ANDA32(x) \
4bfc6da4 307 rA32 &= (x); \
67256d4b 308 UPD_ACC_ZN
309
5de27868 310#define OP_ORA(x) \
4bfc6da4 311 rA32 |= (x) << 16; \
5de27868 312 UPD_ACC_ZN
313
67256d4b 314#define OP_ORA32(x) \
4bfc6da4 315 rA32 |= (x); \
67256d4b 316 UPD_ACC_ZN
317
5de27868 318#define OP_EORA(x) \
4bfc6da4 319 rA32 ^= (x) << 16; \
5de27868 320 UPD_ACC_ZN
321
67256d4b 322#define OP_EORA32(x) \
4bfc6da4 323 rA32 ^= (x); \
67256d4b 324 UPD_ACC_ZN
325
326
327#define OP_CHECK32(OP) \
328 if ((op & 0x0f) == SSP_P) { /* A <- P */ \
329 read_P(); /* update P */ \
6b6a3e50 330 OP(rP.v); \
67256d4b 331 break; \
332}
333
5de27868 334
017512f2 335static ssp1601_t *ssp = NULL;
336static unsigned short *PC;
337static int g_cycles;
3554b0a4 338
339#ifdef USE_DEBUGGER
5de27868 340static int running = 0;
30752975 341static int last_iram = 0;
3554b0a4 342#endif
017512f2 343
344// -----------------------------------------------------
345// register i/o handlers
346
347// 0-4, 13
348static u32 read_unknown(void)
349{
3554b0a4 350 elprintf(EL_ANOMALY|EL_SVP, "ssp FIXME: unknown read @ %04x", GET_PPC_OFFS());
017512f2 351 return 0;
352}
353
354static void write_unknown(u32 d)
355{
3554b0a4 356 elprintf(EL_ANOMALY|EL_SVP, "ssp FIXME: unknown write @ %04x", GET_PPC_OFFS());
5de27868 357}
358
359// 4
360static void write_ST(u32 d)
361{
3554b0a4 362 //if ((rST ^ d) & 0x0007) elprintf(EL_SVP, "ssp RPL %i -> %i @ %04x", rST&7, d&7, GET_PPC_OFFS());
689fb2c0 363 if ((rST ^ d) & 0x0f98) elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME ST %04x -> %04x @ %04x", rST, d, GET_PPC_OFFS());
5de27868 364 rST = d;
017512f2 365}
366
367// 5
368static u32 read_STACK(void)
369{
5de27868 370 --rSTACK;
371 if ((short)rSTACK < 0) {
372 rSTACK = 5;
3554b0a4 373 elprintf(EL_ANOMALY|EL_SVP, "ssp FIXME: stack underflow! (%i) @ %04x", rSTACK, GET_PPC_OFFS());
5de27868 374 }
375 return ssp->stack[rSTACK];
017512f2 376}
377
378static void write_STACK(u32 d)
379{
5de27868 380 if (rSTACK >= 6) {
3554b0a4 381 elprintf(EL_ANOMALY|EL_SVP, "ssp FIXME: stack overflow! (%i) @ %04x", rSTACK, GET_PPC_OFFS());
5de27868 382 rSTACK = 0;
383 }
384 ssp->stack[rSTACK++] = d;
017512f2 385}
386
387// 6
388static u32 read_PC(void)
389{
390 return GET_PC();
391}
392
393static void write_PC(u32 d)
394{
395 SET_PC(d);
396 g_cycles--;
397}
398
399// 7
400static u32 read_P(void)
401{
4fd5325d 402 int m1 = (signed short)rX;
403 int m2 = (signed short)rY;
3554b0a4 404 rP.v = (m1 * m2 * 2);
017512f2 405 return rP.h;
406}
407
5de27868 408// -----------------------------------------------------
409
3554b0a4 410static int get_inc(int mode)
5de27868 411{
3554b0a4 412 int inc = (mode >> 11) & 7;
413 if (inc != 0) {
414 if (inc != 7) inc--;
6b6a3e50 415 inc = 1 << inc; // 0 1 2 4 8 16 32 128
3554b0a4 416 if (mode & 0x8000) inc = -inc; // decrement mode
417 }
418 return inc;
5de27868 419}
420
d26dc685 421#define overwite_write(dst, d) \
422{ \
423 if (d & 0xf000) { dst &= ~0xf000; dst |= d & 0xf000; } \
424 if (d & 0x0f00) { dst &= ~0x0f00; dst |= d & 0x0f00; } \
425 if (d & 0x00f0) { dst &= ~0x00f0; dst |= d & 0x00f0; } \
426 if (d & 0x000f) { dst &= ~0x000f; dst |= d & 0x000f; } \
427}
428
017512f2 429static u32 pm_io(int reg, int write, u32 d)
430{
67256d4b 431 if (ssp->emu_status & SSP_PMC_SET)
432 {
433 // this MUST be blind r or w
434 if ((*(PC-1) & 0xff0f) && (*(PC-1) & 0xfff0)) {
3554b0a4 435 elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME: tried to set PM%i (%c) with non-blind i/o %08x @ %04x",
67256d4b 436 reg, write ? 'w' : 'r', rPMC.v, GET_PPC_OFFS());
437 ssp->emu_status &= ~SSP_PMC_SET;
438 return 0;
439 }
5de27868 440 elprintf(EL_SVP, "PM%i (%c) set to %08x @ %04x", reg, write ? 'w' : 'r', rPMC.v, GET_PPC_OFFS());
017512f2 441 ssp->pmac_read[write ? reg + 6 : reg] = rPMC.v;
442 ssp->emu_status &= ~SSP_PMC_SET;
6b6a3e50 443 if ((rPMC.h & 0x7f) == 0x1c && (rPMC.l & 0x7fff) == 0) {
3554b0a4 444 elprintf(EL_SVP, "ssp IRAM copy from %06x", (ssp->RAM1[0]-1)<<1);
445#ifdef USE_DEBUGGER
30752975 446 last_iram = (ssp->RAM1[0]-1)<<1;
3554b0a4 447#endif
30752975 448 }
017512f2 449 return 0;
450 }
451
5de27868 452 // just in case
67256d4b 453 if (ssp->emu_status & SSP_PMC_HAVE_ADDR) {
3554b0a4 454 elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME: PM%i (%c) with only addr set @ %04x",
67256d4b 455 reg, write ? 'w' : 'r', GET_PPC_OFFS());
456 ssp->emu_status &= ~SSP_PMC_HAVE_ADDR;
457 }
5de27868 458
5de27868 459 if (reg == 4 || (rST & 0x60))
460 {
30752975 461 #define CADDR ((((mode<<16)&0x7f0000)|addr)<<1)
d26dc685 462 unsigned short *dram = (unsigned short *)svp->dram;
5de27868 463 if (write)
464 {
6b6a3e50 465 int mode = ssp->pmac_write[reg]>>16;
466 int addr = ssp->pmac_write[reg]&0xffff;
3554b0a4 467 if ((mode & 0xb800) == 0xb800)
689fb2c0 468 elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME: mode %04x", mode);
3554b0a4 469 if ((mode & 0x43ff) == 0x0018) // DRAM
470 {
471 int inc = get_inc(mode);
472 elprintf(EL_SVP, "ssp PM%i DRAM w [%06x] %04x (inc %i, ovrw %i)",
6b6a3e50 473 reg, CADDR, d, inc, (mode>>10)&1);
3554b0a4 474 if (mode & 0x0400) {
475 overwite_write(dram[addr], d);
476 } else dram[addr] = d;
477 ssp->pmac_write[reg] += inc;
478 }
479 else if ((mode & 0xfbff) == 0x4018) // DRAM, cell inc
480 {
481 elprintf(EL_SVP, "ssp PM%i DRAM w [%06x] %04x (cell inc, ovrw %i) @ %04x",
482 reg, CADDR, d, (mode>>10)&1, GET_PPC_OFFS());
483 if (mode & 0x0400) {
484 overwite_write(dram[addr], d);
485 } else dram[addr] = d;
6b6a3e50 486 ssp->pmac_write[reg] += (addr&1) ? 31 : 1;
3554b0a4 487 }
488 else if ((mode & 0x47ff) == 0x001c) // IRAM
489 {
490 int inc = get_inc(mode);
491 if ((addr&0xfc00) != 0x8000)
492 elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME: invalid IRAM addr: %04x", addr<<1);
6b6a3e50 493 elprintf(EL_SVP, "ssp IRAM w [%06x] %04x (inc %i)", (addr<<1)&0x7ff, d, inc);
3554b0a4 494 ((unsigned short *)svp->iram_rom)[addr&0x3ff] = d;
495 ssp->pmac_write[reg] += inc;
496 }
497 else
498 {
499 elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME: PM%i unhandled write mode %04x, [%06x] %04x @ %04x",
500 reg, mode, CADDR, d, GET_PPC_OFFS());
5de27868 501 }
502 }
503 else
504 {
6b6a3e50 505 int mode = ssp->pmac_read[reg]>>16;
506 int addr = ssp->pmac_read[reg]&0xffff;
3554b0a4 507 if ((mode & 0xfff0) == 0x0800) // ROM, inc 1, verified to be correct
508 {
d26dc685 509 elprintf(EL_SVP, "ssp ROM r [%06x] %04x", CADDR,
510 ((unsigned short *)Pico.rom)[addr|((mode&0xf)<<16)]);
6b6a3e50 511 ssp->pmac_read[reg] += 1;
d26dc685 512 d = ((unsigned short *)Pico.rom)[addr|((mode&0xf)<<16)];
d26dc685 513 }
3554b0a4 514 else if ((mode & 0x47ff) == 0x0018) // DRAM
515 {
516 int inc = get_inc(mode);
6b6a3e50 517 elprintf(EL_SVP, "ssp PM%i DRAM r [%06x] %04x (inc %i)", reg, CADDR, dram[addr]);
3554b0a4 518 d = dram[addr];
519 ssp->pmac_read[reg] += inc;
520 }
521 else
522 {
523 elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME: PM%i unhandled read mode %04x, [%06x] @ %04x",
524 reg, mode, CADDR, GET_PPC_OFFS());
525 d = 0;
5de27868 526 }
527 }
30752975 528
529 // PMC value corresponds to last PMR accessed (not sure).
530 rPMC.v = ssp->pmac_read[write ? reg + 6 : reg];
531
532 return d;
017512f2 533 }
534
535 return (u32)-1;
536}
537
538// 8
539static u32 read_PM0(void)
540{
541 u32 d = pm_io(0, 0, 0);
542 if (d != (u32)-1) return d;
67256d4b 543 elprintf(EL_SVP, "PM0 raw r %04x @ %04x", rPM0, GET_PPC_OFFS());
d26dc685 544 d = rPM0;
726bbb3e 545#ifndef EMBED_INTERPRETER
d26dc685 546 if (!(d & 2) && (GET_PPC_OFFS() == 0x800 || GET_PPC_OFFS() == 0x1851E)) {
547 ssp->emu_status |= SSP_WAIT_PM0; elprintf(EL_SVP, "det TIGHT loop: PM0");
548 }
726bbb3e 549#endif
d26dc685 550 rPM0 &= ~2; // ?
551 return d;
017512f2 552}
553
554static void write_PM0(u32 d)
555{
556 u32 r = pm_io(0, 1, d);
557 if (r != (u32)-1) return;
5de27868 558 elprintf(EL_SVP, "PM0 raw w %04x @ %04x", d, GET_PPC_OFFS());
d26dc685 559 rPM0 = d;
017512f2 560}
561
562// 9
563static u32 read_PM1(void)
564{
565 u32 d = pm_io(1, 0, 0);
566 if (d != (u32)-1) return d;
567 // can be removed?
d4ca252d 568 elprintf(EL_SVP|EL_ANOMALY, "PM1 raw r %04x @ %04x", rPM1, GET_PPC_OFFS());
5de27868 569 return rPM1;
017512f2 570}
571
572static void write_PM1(u32 d)
573{
574 u32 r = pm_io(1, 1, d);
575 if (r != (u32)-1) return;
576 // can be removed?
d4ca252d 577 elprintf(EL_SVP|EL_ANOMALY, "PM1 raw w %04x @ %04x", d, GET_PPC_OFFS());
5de27868 578 rPM1 = d;
017512f2 579}
580
581// 10
582static u32 read_PM2(void)
583{
584 u32 d = pm_io(2, 0, 0);
585 if (d != (u32)-1) return d;
586 // can be removed?
d4ca252d 587 elprintf(EL_SVP|EL_ANOMALY, "PM2 raw r %04x @ %04x", rPM2, GET_PPC_OFFS());
5de27868 588 return rPM2;
017512f2 589}
590
591static void write_PM2(u32 d)
592{
593 u32 r = pm_io(2, 1, d);
594 if (r != (u32)-1) return;
595 // can be removed?
d4ca252d 596 elprintf(EL_SVP|EL_ANOMALY, "PM2 raw w %04x @ %04x", d, GET_PPC_OFFS());
5de27868 597 rPM2 = d;
017512f2 598}
599
600// 11
601static u32 read_XST(void)
602{
603 // can be removed?
604 u32 d = pm_io(3, 0, 0);
605 if (d != (u32)-1) return d;
606
5de27868 607 elprintf(EL_SVP, "XST raw r %04x @ %04x", rXST, GET_PPC_OFFS());
608 return rXST;
017512f2 609}
f8ef8ff7 610
017512f2 611static void write_XST(u32 d)
f8ef8ff7 612{
017512f2 613 // can be removed?
614 u32 r = pm_io(3, 1, d);
615 if (r != (u32)-1) return;
616
5de27868 617 elprintf(EL_SVP, "XST raw w %04x @ %04x", d, GET_PPC_OFFS());
d26dc685 618 rPM0 |= 1;
5de27868 619 rXST = d;
017512f2 620}
621
622// 12
623static u32 read_PM4(void)
624{
625 u32 d = pm_io(4, 0, 0);
726bbb3e 626#ifndef EMBED_INTERPRETER
30752975 627 if (d == 0) {
628 switch (GET_PPC_OFFS()) {
d26dc685 629 case 0x0854: ssp->emu_status |= SSP_WAIT_30FE08; elprintf(EL_SVP, "det TIGHT loop: [30fe08]"); break;
630 case 0x4f12: ssp->emu_status |= SSP_WAIT_30FE06; elprintf(EL_SVP, "det TIGHT loop: [30fe06]"); break;
30752975 631 }
632 }
726bbb3e 633#endif
017512f2 634 if (d != (u32)-1) return d;
635 // can be removed?
d4ca252d 636 elprintf(EL_SVP|EL_ANOMALY, "PM4 raw r %04x @ %04x", rPM4, GET_PPC_OFFS());
5de27868 637 return rPM4;
017512f2 638}
639
640static void write_PM4(u32 d)
641{
642 u32 r = pm_io(4, 1, d);
643 if (r != (u32)-1) return;
644 // can be removed?
d4ca252d 645 elprintf(EL_SVP|EL_ANOMALY, "PM4 raw w %04x @ %04x", d, GET_PPC_OFFS());
5de27868 646 rPM4 = d;
017512f2 647}
648
649// 14
650static u32 read_PMC(void)
651{
6b6a3e50 652 elprintf(EL_SVP, "PMC r a %04x (st %c) @ %04x", rPMC.l,
3554b0a4 653 (ssp->emu_status & SSP_PMC_HAVE_ADDR) ? 'm' : 'a', GET_PPC_OFFS());
017512f2 654 if (ssp->emu_status & SSP_PMC_HAVE_ADDR) {
3554b0a4 655 //if (ssp->emu_status & SSP_PMC_SET)
656 // elprintf(EL_ANOMALY|EL_SVP, "prev PMC not used @ %04x", GET_PPC_OFFS());
017512f2 657 ssp->emu_status |= SSP_PMC_SET;
5de27868 658 ssp->emu_status &= ~SSP_PMC_HAVE_ADDR;
6b6a3e50 659 return ((rPMC.l << 4) & 0xfff0) | ((rPMC.l >> 4) & 0xf);
017512f2 660 } else {
661 ssp->emu_status |= SSP_PMC_HAVE_ADDR;
6b6a3e50 662 return rPMC.l;
017512f2 663 }
664}
665
666static void write_PMC(u32 d)
667{
668 if (ssp->emu_status & SSP_PMC_HAVE_ADDR) {
3554b0a4 669 //if (ssp->emu_status & SSP_PMC_SET)
670 // elprintf(EL_ANOMALY|EL_SVP, "prev PMC not used @ %04x", GET_PPC_OFFS());
017512f2 671 ssp->emu_status |= SSP_PMC_SET;
5de27868 672 ssp->emu_status &= ~SSP_PMC_HAVE_ADDR;
6b6a3e50 673 rPMC.h = d;
674 elprintf(EL_SVP, "PMC w m %04x @ %04x", rPMC.h, GET_PPC_OFFS());
017512f2 675 } else {
676 ssp->emu_status |= SSP_PMC_HAVE_ADDR;
6b6a3e50 677 rPMC.l = d;
678 elprintf(EL_SVP, "PMC w a %04x @ %04x", rPMC.l, GET_PPC_OFFS());
017512f2 679 }
680}
681
682// 15
683static u32 read_AL(void)
684{
67256d4b 685 if (*(PC-1) == 0x000f) {
689fb2c0 686 elprintf(EL_SVP, "ssp dummy PM assign %08x @ %04x", rPMC.v, GET_PPC_OFFS());
67256d4b 687 ssp->emu_status &= ~(SSP_PMC_SET|SSP_PMC_HAVE_ADDR); // ?
67256d4b 688 }
017512f2 689 return rAL;
690}
691
692static void write_AL(u32 d)
693{
694 rAL = d;
695}
696
697
698typedef u32 (*read_func_t)(void);
699typedef void (*write_func_t)(u32 d);
700
701static read_func_t read_handlers[16] =
702{
703 read_unknown, read_unknown, read_unknown, read_unknown, // -, X, Y, A
704 read_unknown, // 4 ST
705 read_STACK,
706 read_PC,
707 read_P,
708 read_PM0, // 8
709 read_PM1,
710 read_PM2,
711 read_XST,
712 read_PM4, // 12
713 read_unknown, // 13 gr13
714 read_PMC,
715 read_AL
716};
717
718static write_func_t write_handlers[16] =
719{
720 write_unknown, write_unknown, write_unknown, write_unknown, // -, X, Y, A
5de27868 721// write_unknown, // 4 ST
722 write_ST, // 4 ST (debug hook)
017512f2 723 write_STACK,
724 write_PC,
725 write_unknown, // 7 P
726 write_PM0, // 8
727 write_PM1,
728 write_PM2,
729 write_XST,
730 write_PM4, // 12
731 write_unknown, // 13 gr13
732 write_PMC,
733 write_AL
734};
735
5de27868 736// -----------------------------------------------------
737// pointer register handlers
738
739//
740#define ptr1_read(op) ptr1_read_(op&3,(op>>6)&4,(op<<1)&0x18)
741
742static u32 ptr1_read_(int ri, int isj2, int modi3)
743{
744 //int t = (op&3) | ((op>>6)&4) | ((op<<1)&0x18);
30752975 745 u32 mask, add = 0, t = ri | isj2 | modi3;
746 unsigned char *rp = NULL;
5de27868 747 switch (t)
748 {
749 // mod=0 (00)
750 case 0x00:
751 case 0x01:
752 case 0x02: return ssp->RAM0[ssp->r0[t&3]];
753 case 0x03: return ssp->RAM0[0];
754 case 0x04:
755 case 0x05:
756 case 0x06: return ssp->RAM1[ssp->r1[t&3]];
757 case 0x07: return ssp->RAM1[0];
758 // mod=1 (01), "+!"
5de27868 759 case 0x08:
5de27868 760 case 0x09:
30752975 761 case 0x0a: return ssp->RAM0[ssp->r0[t&3]++];
5de27868 762 case 0x0b: return ssp->RAM0[1];
763 case 0x0c:
5de27868 764 case 0x0d:
30752975 765 case 0x0e: return ssp->RAM1[ssp->r1[t&3]++];
5de27868 766 case 0x0f: return ssp->RAM1[1];
767 // mod=2 (10), "-"
768 case 0x10:
769 case 0x11:
30752975 770 case 0x12: rp = &ssp->r0[t&3]; t = ssp->RAM0[*rp];
771 if (!(rST&7)) { (*rp)--; return t; }
772 add = -1; goto modulo;
5de27868 773 case 0x13: return ssp->RAM0[2];
774 case 0x14:
775 case 0x15:
30752975 776 case 0x16: rp = &ssp->r1[t&3]; t = ssp->RAM1[*rp];
777 if (!(rST&7)) { (*rp)--; return t; }
778 add = -1; goto modulo;
5de27868 779 case 0x17: return ssp->RAM1[2];
30752975 780 // mod=3 (11), "+"
781 case 0x18:
782 case 0x19:
783 case 0x1a: rp = &ssp->r0[t&3]; t = ssp->RAM0[*rp];
784 if (!(rST&7)) { (*rp)++; return t; }
785 add = 1; goto modulo;
5de27868 786 case 0x1b: return ssp->RAM0[3];
30752975 787 case 0x1c:
788 case 0x1d:
789 case 0x1e: rp = &ssp->r1[t&3]; t = ssp->RAM1[*rp];
790 if (!(rST&7)) { (*rp)++; return t; }
791 add = 1; goto modulo;
5de27868 792 case 0x1f: return ssp->RAM1[3];
793 }
794
795 return 0;
30752975 796
797modulo:
798 mask = (1 << (rST&7)) - 1;
799 *rp = (*rp & ~mask) | ((*rp + add) & mask);
800 return t;
5de27868 801}
802
803static void ptr1_write(int op, u32 d)
804{
805 int t = (op&3) | ((op>>6)&4) | ((op<<1)&0x18);
806 switch (t)
807 {
808 // mod=0 (00)
809 case 0x00:
810 case 0x01:
811 case 0x02: ssp->RAM0[ssp->r0[t&3]] = d; return;
812 case 0x03: ssp->RAM0[0] = d; return;
813 case 0x04:
814 case 0x05:
815 case 0x06: ssp->RAM1[ssp->r1[t&3]] = d; return;
816 case 0x07: ssp->RAM1[0] = d; return;
817 // mod=1 (01), "+!"
818 // mod=3, "+"
819 case 0x08:
820 case 0x18:
821 case 0x09:
822 case 0x19:
823 case 0x0a:
824 case 0x1a: ssp->RAM0[ssp->r0[t&3]++] = d; return;
825 case 0x0b: ssp->RAM0[1] = d; return;
826 case 0x0c:
827 case 0x1c:
828 case 0x0d:
829 case 0x1d:
830 case 0x0e:
831 case 0x1e: ssp->RAM1[ssp->r1[t&3]++] = d; return;
832 case 0x0f: ssp->RAM1[1] = d; return;
833 // mod=2 (10), "-"
834 case 0x10:
835 case 0x11:
836 case 0x12: ssp->RAM0[ssp->r0[t&3]--] = d; return;
837 case 0x13: ssp->RAM0[2] = d; return;
838 case 0x14:
839 case 0x15:
840 case 0x16: ssp->RAM1[ssp->r1[t&3]--] = d; return;
841 case 0x17: ssp->RAM1[2] = d; return;
842 // mod=3 (11)
843 case 0x1b: ssp->RAM0[3] = d; return;
844 case 0x1f: ssp->RAM1[3] = d; return;
845 }
846}
847
848static u32 ptr2_read(int op)
849{
850 int mv = 0, t = (op&3) | ((op>>6)&4) | ((op<<1)&0x18);
851 switch (t)
852 {
853 // mod=0 (00)
854 case 0x00:
855 case 0x01:
856 case 0x02: mv = ssp->RAM0[ssp->r0[t&3]]++; break;
857 case 0x03: mv = ssp->RAM0[0]++; break;
858 case 0x04:
859 case 0x05:
860 case 0x06: mv = ssp->RAM1[ssp->r1[t&3]]++; break;
861 case 0x07: mv = ssp->RAM1[0]++; break;
862 // mod=1 (01)
863 case 0x0b: mv = ssp->RAM0[1]++; break;
864 case 0x0f: mv = ssp->RAM1[1]++; break;
865 // mod=2 (10)
866 case 0x13: mv = ssp->RAM0[2]++; break;
867 case 0x17: mv = ssp->RAM1[2]++; break;
868 // mod=3 (11)
869 case 0x1b: mv = ssp->RAM0[3]++; break;
870 case 0x1f: mv = ssp->RAM1[3]++; break;
30752975 871 default: elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME: invalid mod in ((rX))? @ %04x", GET_PPC_OFFS());
5de27868 872 return 0;
873 }
874
875 return ((unsigned short *)svp->iram_rom)[mv];
876}
877
878
879// -----------------------------------------------------
880
726bbb3e 881#if defined(USE_DEBUGGER) // || defined(EMBED_INTERPRETER)
882static void debug_dump2file(const char *fname, void *mem, int len)
883{
884 FILE *f = fopen(fname, "wb");
885 unsigned short *p = mem;
886 int i;
887 if (f) {
888 for (i = 0; i < len/2; i++) p[i] = (p[i]<<8) | (p[i]>>8);
889 fwrite(mem, 1, len, f);
890 fclose(f);
891 for (i = 0; i < len/2; i++) p[i] = (p[i]<<8) | (p[i]>>8);
892 printf("dumped to %s\n", fname);
893 }
894 else
895 printf("dump failed\n");
896}
897#endif
898
3554b0a4 899#ifdef USE_DEBUGGER
5de27868 900static void debug_dump(void)
f8ef8ff7 901{
5de27868 902 printf("GR0: %04x X: %04x Y: %04x A: %08x\n", ssp->gr[SSP_GR0].h, rX, rY, ssp->gr[SSP_A].v);
6b6a3e50 903 printf("PC: %04x (%04x) P: %08x\n", GET_PC(), GET_PC() << 1, rP.v);
5de27868 904 printf("PM0: %04x PM1: %04x PM2: %04x\n", rPM0, rPM1, rPM2);
6b6a3e50 905 printf("XST: %04x PM4: %04x PMC: %08x\n", rXST, rPM4, rPMC.v);
d26dc685 906 printf(" ST: %04x %c%c%c%c, GP0_0 %i, GP0_1 %i\n", rST, rST&SSP_FLAG_N?'N':'n', rST&SSP_FLAG_V?'V':'v',
907 rST&SSP_FLAG_Z?'Z':'z', rST&SSP_FLAG_L?'L':'l', (rST>>5)&1, (rST>>6)&1);
5de27868 908 printf("STACK: %i %04x %04x %04x %04x %04x %04x\n", rSTACK, ssp->stack[0], ssp->stack[1],
909 ssp->stack[2], ssp->stack[3], ssp->stack[4], ssp->stack[5]);
910 printf("r0-r2: %02x %02x %02x r4-r6: %02x %02x %02x\n", rIJ[0], rIJ[1], rIJ[2], rIJ[4], rIJ[5], rIJ[6]);
911 elprintf(EL_SVP, "cycles: %i, emu_status: %x", g_cycles, ssp->emu_status);
912}
f8ef8ff7 913
5de27868 914static void debug_dump_mem(void)
915{
916 int h, i;
917 printf("RAM0\n");
918 for (h = 0; h < 32; h++)
919 {
920 if (h == 16) printf("RAM1\n");
921 printf("%03x:", h*16);
922 for (i = 0; i < 16; i++)
923 printf(" %04x", ssp->RAM[h*16+i]);
924 printf("\n");
925 }
926}
927
928static int bpts[10] = { 0, };
929
930static void debug(unsigned int pc, unsigned int op)
931{
932 static char buffo[64] = {0,};
933 char buff[64] = {0,};
934 int i;
935
936 if (running) {
937 for (i = 0; i < 10; i++)
938 if (pc != 0 && bpts[i] == pc) {
939 printf("breakpoint %i\n", i);
940 running = 0;
941 break;
942 }
943 }
944 if (running) return;
945
946 printf("%04x (%02x) @ %04x\n", op, op >> 9, pc<<1);
947
948 while (1)
949 {
950 printf("dbg> ");
951 fflush(stdout);
952 fgets(buff, sizeof(buff), stdin);
953 if (buff[0] == '\n') strcpy(buff, buffo);
954 else strcpy(buffo, buff);
955
956 switch (buff[0]) {
957 case 0: exit(0);
958 case 'c':
959 case 'r': running = 1; return;
960 case 's':
961 case 'n': return;
962 case 'x': debug_dump(); break;
963 case 'm': debug_dump_mem(); break;
964 case 'b': {
965 char *baddr = buff + 2;
966 i = 0;
967 if (buff[3] == ' ') { i = buff[2] - '0'; baddr = buff + 4; }
968 bpts[i] = strtol(baddr, NULL, 16) >> 1;
969 printf("breakpoint %i set @ %04x\n", i, bpts[i]<<1);
970 break;
971 }
30752975 972 case 'd':
973 sprintf(buff, "iramrom_%04x.bin", last_iram);
974 debug_dump2file(buff, svp->iram_rom, sizeof(svp->iram_rom));
975 debug_dump2file("dram.bin", svp->dram, sizeof(svp->dram));
5de27868 976 break;
5de27868 977 default: printf("unknown command\n"); break;
978 }
979 }
980}
3554b0a4 981#endif // USE_DEBUGGER
982
5de27868 983
6b6a3e50 984#ifdef EMBED_INTERPRETER
985static
986#endif
987void ssp1601_reset(ssp1601_t *l_ssp)
988{
989 ssp = l_ssp;
990 ssp->emu_status = 0;
991 ssp->gr[SSP_GR0].v = 0xffff0000;
992 rPC = 0x400;
993 rSTACK = 0; // ? using ascending stack
994 rST = 0;
995}
996
997
998#ifdef EMBED_INTERPRETER
999static
1000#endif
5de27868 1001void ssp1601_run(int cycles)
1002{
726bbb3e 1003#ifndef EMBED_INTERPRETER
017512f2 1004 SET_PC(rPC);
726bbb3e 1005#endif
017512f2 1006 g_cycles = cycles;
f8ef8ff7 1007
d26dc685 1008 while (g_cycles > 0 && !(ssp->emu_status & SSP_WAIT_MASK))
f8ef8ff7 1009 {
5de27868 1010 int op;
1011 u32 tmpv;
1012
1013 op = *PC++;
3554b0a4 1014#ifdef USE_DEBUGGER
5de27868 1015 debug(GET_PC()-1, op);
3554b0a4 1016#endif
f8ef8ff7 1017 switch (op >> 9)
1018 {
1019 // ld d, s
5de27868 1020 case 0x00:
f8ef8ff7 1021 if (op == 0) break; // nop
017512f2 1022 if (op == ((SSP_A<<4)|SSP_P)) { // A <- P
1023 // not sure. MAME claims that only hi word is transfered.
1024 read_P(); // update P
6b6a3e50 1025 rA32 = rP.v;
f8ef8ff7 1026 }
5de27868 1027 else
f8ef8ff7 1028 {
5de27868 1029 tmpv = REG_READ(op & 0x0f);
1030 REG_WRITE((op & 0xf0) >> 4, tmpv);
1031 }
1032 break;
1033
1034 // ld d, (ri)
1035 case 0x01: tmpv = ptr1_read(op); REG_WRITE((op & 0xf0) >> 4, tmpv); break;
1036
1037 // ld (ri), s
1038 case 0x02: tmpv = REG_READ((op & 0xf0) >> 4); ptr1_write(op, tmpv); break;
1039
1040 // ldi d, imm
1041 case 0x04: tmpv = *PC++; REG_WRITE((op & 0xf0) >> 4, tmpv); break;
1042
1043 // ld d, ((ri))
1044 case 0x05: tmpv = ptr2_read(op); REG_WRITE((op & 0xf0) >> 4, tmpv); break;
1045
1046 // ldi (ri), imm
1047 case 0x06: tmpv = *PC++; ptr1_write(op, tmpv); break;
1048
1049 // ld adr, a
1050 case 0x07: ssp->RAM[op & 0x1ff] = rA; break;
1051
1052 // ld d, ri
1053 case 0x09: tmpv = rIJ[(op&3)|((op>>6)&4)]; REG_WRITE((op & 0xf0) >> 4, tmpv); break;
1054
1055 // ld ri, s
1056 case 0x0a: rIJ[(op&3)|((op>>6)&4)] = REG_READ((op & 0xf0) >> 4); break;
1057
1058 // ldi ri, simm
1059 case 0x0c:
1060 case 0x0d:
1061 case 0x0e:
1062 case 0x0f: rIJ[(op>>8)&7] = op; break;
1063
1064 // call cond, addr
1065 case 0x24: {
1066 int cond = 0;
1067 COND_CHECK
1068 if (cond) { int new_PC = *PC++; write_STACK(GET_PC()); write_PC(new_PC); }
1069 else PC++;
1070 break;
1071 }
1072
1073 // ld d, (a)
1074 case 0x25: tmpv = ((unsigned short *)svp->iram_rom)[rA]; REG_WRITE((op & 0xf0) >> 4, tmpv); break;
1075
1076 // bra cond, addr
1077 case 0x26: {
1078 int cond = 0;
1079 COND_CHECK
1080 if (cond) { int new_PC = *PC++; write_PC(new_PC); }
1081 else PC++;
1082 break;
1083 }
1084
1085 // mod cond, op
1086 case 0x48: {
1087 int cond = 0;
1088 COND_CHECK
1089 if (cond) {
1090 switch (op & 7) {
d26dc685 1091 case 2: rA32 = (signed int)rA32 >> 1; break; // shr (arithmetic)
5de27868 1092 case 3: rA32 <<= 1; break; // shl
d26dc685 1093 case 6: rA32 = -(signed int)rA32; break; // neg
1094 case 7: if ((int)rA32 < 0) rA32 = -(signed int)rA32; break; // abs
689fb2c0 1095 default: elprintf(EL_SVP|EL_ANOMALY, "ssp FIXME: unhandled mod %i @ %04x",
1096 op&7, GET_PPC_OFFS());
5de27868 1097 }
30752975 1098 UPD_ACC_ZN // ?
f8ef8ff7 1099 }
1100 break;
5de27868 1101 }
1102
689fb2c0 1103 // mpys?
30752975 1104 case 0x1b:
30752975 1105 read_P(); // update P
6b6a3e50 1106 rA32 -= rP.v; // maybe only upper word?
689fb2c0 1107 UPD_ACC_ZN // there checking flags after this
30752975 1108 rX = ptr1_read_(op&3, 0, (op<<1)&0x18); // ri (maybe rj?)
1109 rY = ptr1_read_((op>>4)&3, 4, (op>>3)&0x18); // rj
3554b0a4 1110 break;
1111
5de27868 1112 // mpya (rj), (ri), b
1113 case 0x4b:
5de27868 1114 read_P(); // update P
6b6a3e50 1115 rA32 += rP.v; // confirmed to be 32bit
d26dc685 1116 UPD_ACC_ZN // ?
5de27868 1117 rX = ptr1_read_(op&3, 0, (op<<1)&0x18); // ri (maybe rj?)
1118 rY = ptr1_read_((op>>4)&3, 4, (op>>3)&0x18); // rj
1119 break;
1120
1121 // mld (rj), (ri), b
1122 case 0x5b:
3554b0a4 1123 rA32 = 0;
4bfc6da4 1124 rST &= 0x0fff; // ?
5de27868 1125 rX = ptr1_read_(op&3, 0, (op<<1)&0x18); // ri (maybe rj?)
1126 rY = ptr1_read_((op>>4)&3, 4, (op>>3)&0x18); // rj
1127 break;
1128
1129 // OP a, s
67256d4b 1130 case 0x10: OP_CHECK32(OP_SUBA32); tmpv = REG_READ(op & 0x0f); OP_SUBA(tmpv); break;
1131 case 0x30: OP_CHECK32(OP_CMPA32); tmpv = REG_READ(op & 0x0f); OP_CMPA(tmpv); break;
1132 case 0x40: OP_CHECK32(OP_ADDA32); tmpv = REG_READ(op & 0x0f); OP_ADDA(tmpv); break;
1133 case 0x50: OP_CHECK32(OP_ANDA32); tmpv = REG_READ(op & 0x0f); OP_ANDA(tmpv); break;
1134 case 0x60: OP_CHECK32(OP_ORA32 ); tmpv = REG_READ(op & 0x0f); OP_ORA (tmpv); break;
1135 case 0x70: OP_CHECK32(OP_EORA32); tmpv = REG_READ(op & 0x0f); OP_EORA(tmpv); break;
5de27868 1136
1137 // OP a, (ri)
1138 case 0x11: tmpv = ptr1_read(op); OP_SUBA(tmpv); break;
1139 case 0x31: tmpv = ptr1_read(op); OP_CMPA(tmpv); break;
1140 case 0x41: tmpv = ptr1_read(op); OP_ADDA(tmpv); break;
1141 case 0x51: tmpv = ptr1_read(op); OP_ANDA(tmpv); break;
1142 case 0x61: tmpv = ptr1_read(op); OP_ORA (tmpv); break;
1143 case 0x71: tmpv = ptr1_read(op); OP_EORA(tmpv); break;
1144
1145 // OP a, adr
1146 case 0x03: tmpv = ssp->RAM[op & 0x1ff]; OP_LDA (tmpv); break;
1147 case 0x13: tmpv = ssp->RAM[op & 0x1ff]; OP_SUBA(tmpv); break;
1148 case 0x33: tmpv = ssp->RAM[op & 0x1ff]; OP_CMPA(tmpv); break;
1149 case 0x43: tmpv = ssp->RAM[op & 0x1ff]; OP_ADDA(tmpv); break;
1150 case 0x53: tmpv = ssp->RAM[op & 0x1ff]; OP_ANDA(tmpv); break;
1151 case 0x63: tmpv = ssp->RAM[op & 0x1ff]; OP_ORA (tmpv); break;
1152 case 0x73: tmpv = ssp->RAM[op & 0x1ff]; OP_EORA(tmpv); break;
1153
1154 // OP a, imm
1155 case 0x14: tmpv = *PC++; OP_SUBA(tmpv); break;
1156 case 0x34: tmpv = *PC++; OP_CMPA(tmpv); break;
1157 case 0x44: tmpv = *PC++; OP_ADDA(tmpv); break;
1158 case 0x54: tmpv = *PC++; OP_ANDA(tmpv); break;
1159 case 0x64: tmpv = *PC++; OP_ORA (tmpv); break;
1160 case 0x74: tmpv = *PC++; OP_EORA(tmpv); break;
1161
1162 // OP a, ((ri))
1163 case 0x15: tmpv = ptr2_read(op); OP_SUBA(tmpv); break;
1164 case 0x35: tmpv = ptr2_read(op); OP_CMPA(tmpv); break;
1165 case 0x45: tmpv = ptr2_read(op); OP_ADDA(tmpv); break;
1166 case 0x55: tmpv = ptr2_read(op); OP_ANDA(tmpv); break;
1167 case 0x65: tmpv = ptr2_read(op); OP_ORA (tmpv); break;
1168 case 0x75: tmpv = ptr2_read(op); OP_EORA(tmpv); break;
1169
1170 // OP a, ri
1171 case 0x19: tmpv = rIJ[IJind]; OP_SUBA(tmpv); break;
1172 case 0x39: tmpv = rIJ[IJind]; OP_CMPA(tmpv); break;
1173 case 0x49: tmpv = rIJ[IJind]; OP_ADDA(tmpv); break;
1174 case 0x59: tmpv = rIJ[IJind]; OP_ANDA(tmpv); break;
1175 case 0x69: tmpv = rIJ[IJind]; OP_ORA (tmpv); break;
1176 case 0x79: tmpv = rIJ[IJind]; OP_EORA(tmpv); break;
1177
1178 // OP simm
6b6a3e50 1179 case 0x1c: OP_SUBA(op & 0xff); break;
1180 case 0x3c: OP_CMPA(op & 0xff); break;
1181 case 0x4c: OP_ADDA(op & 0xff); break;
5de27868 1182 // MAME code only does LSB of top word, but this looks wrong to me.
6b6a3e50 1183 case 0x5c: OP_ANDA(op & 0xff); break;
1184 case 0x6c: OP_ORA (op & 0xff); break;
1185 case 0x7c: OP_EORA(op & 0xff); break;
f8ef8ff7 1186
726bbb3e 1187#ifdef EMBED_INTERPRETER
1188 case 0x7f: goto interp_end; /* pseudo op */
1189#endif
f8ef8ff7 1190 default:
3554b0a4 1191 elprintf(EL_ANOMALY|EL_SVP, "ssp FIXME unhandled op %04x @ %04x", op, GET_PPC_OFFS());
017512f2 1192 break;
f8ef8ff7 1193 }
017512f2 1194 g_cycles--;
f8ef8ff7 1195 }
1196
1197 rPC = GET_PC();
726bbb3e 1198#ifdef EMBED_INTERPRETER
1199interp_end:
1200#endif
1201 read_P(); // update P
017512f2 1202
1203 if (ssp->gr[SSP_GR0].v != 0xffff0000)
3554b0a4 1204 elprintf(EL_ANOMALY|EL_SVP, "ssp FIXME: REG 0 corruption! %08x", ssp->gr[SSP_GR0].v);
f8ef8ff7 1205}
1206
fast MegaDrive/MegaCD/32X emulator