[pcsx_rearmed.git] / libpcsxcore / r3000a.h

/***************************************************************************
 *   Copyright (C) 2007 Ryan Schultz, PCSX-df Team, PCSX team              *
 *                                                                         *
 *   This program is free software; you can redistribute it and/or modify  *
 *   it under the terms of the GNU General Public License as published by  *
 *   the Free Software Foundation; either version 2 of the License, or     *
 *   (at your option) any later version.                                   *
 *                                                                         *
 *   This program is distributed in the hope that it will be useful,       *
 *   but WITHOUT ANY WARRANTY; without even the implied warranty of        *
 *   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the         *
 *   GNU General Public License for more details.                          *
 *                                                                         *
 *   You should have received a copy of the GNU General Public License     *
 *   along with this program; if not, write to the                         *
 *   Free Software Foundation, Inc.,                                       *
 *   51 Franklin Street, Fifth Floor, Boston, MA 02111-1307 USA.           *
 ***************************************************************************/

#ifndef __R3000A_H__
#define __R3000A_H__

#ifdef __cplusplus
extern "C" {
#endif

#include "psxcommon.h"

enum R3000Aexception {
	R3000E_Int = 0,      // Interrupt
	R3000E_AdEL = 4,     // Address error (on load/I-fetch)
	R3000E_AdES = 5,     // Address error (on store)
	R3000E_IBE = 6,      // Bus error (instruction fetch)
	R3000E_DBE = 7,      // Bus error (data load/store)
	R3000E_Syscall = 8,  // syscall instruction
	R3000E_Bp = 9,       // Breakpoint - a break instruction
	R3000E_RI = 10,      // reserved instruction
	R3000E_CpU = 11,     // Co-Processor unusable
	R3000E_Ov = 12       // arithmetic overflow
};

enum R3000Anote {
	R3000ACPU_NOTIFY_CACHE_ISOLATED = 0,
	R3000ACPU_NOTIFY_CACHE_UNISOLATED = 1,
	R3000ACPU_NOTIFY_BEFORE_SAVE,  // data arg - hle if non-null
	R3000ACPU_NOTIFY_AFTER_LOAD,
};

enum blockExecCaller {
	EXEC_CALLER_BOOT,
	EXEC_CALLER_HLE,
};

typedef struct {
	int  (*Init)();
	void (*Reset)();
	void (*Execute)();
	void (*ExecuteBlock)(enum blockExecCaller caller); /* executes up to a jump */
	void (*Clear)(u32 Addr, u32 Size);
	void (*Notify)(enum R3000Anote note, void *data);
	void (*ApplyConfig)();
	void (*Shutdown)();
} R3000Acpu;

extern R3000Acpu *psxCpu;
extern R3000Acpu psxInt;
extern R3000Acpu psxRec;

typedef union {
#if __BYTE_ORDER__ == __ORDER_BIG_ENDIAN__
	struct { u8 h3, h2, h, l; } b;
	struct { s8 h3, h2, h, l; } sb;
	struct { u16 h, l; } w;
	struct { s16 h, l; } sw;
#else
	struct { u8 l, h, h2, h3; } b;
	struct { u16 l, h; } w;
	struct { s8 l, h, h2, h3; } sb;
	struct { s16 l, h; } sw;
#endif
} PAIR;

typedef union {
	struct {
		u32   r0, at, v0, v1, a0, a1, a2, a3,
						t0, t1, t2, t3, t4, t5, t6, t7,
						s0, s1, s2, s3, s4, s5, s6, s7,
						t8, t9, k0, k1, gp, sp, fp, ra, lo, hi;
	} n;
	u32 r[34]; /* Lo, Hi in r[32] and r[33] */
	PAIR p[34];
} psxGPRRegs;

typedef union psxCP0Regs_ {
	struct {
		u32 Reserved0, Reserved1, Reserved2,  BPC,
		    Reserved4, BDA,       Target,     DCIC,
		    BadVAddr,  BDAM,      Reserved10, BPCM,
		    SR,        Cause,     EPC,        PRid,
		    Reserved16[16];
	} n;
	u32 r[32];
	PAIR p[32];
} psxCP0Regs;

typedef struct {
	short x, y;
} SVector2D;

typedef struct {
	short z, pad;
} SVector2Dz;

typedef struct {
	short x, y, z, pad;
} SVector3D;

typedef struct {
	short x, y, z, pad;
} LVector3D;

typedef struct {
	unsigned char r, g, b, c;
} CBGR;

typedef struct {
	short m11, m12, m13, m21, m22, m23, m31, m32, m33, pad;
} SMatrix3D;

typedef union {
	struct {
		SVector3D     v0, v1, v2;
		CBGR          rgb;
		s32          otz;
		s32          ir0, ir1, ir2, ir3;
		SVector2D     sxy0, sxy1, sxy2, sxyp;
		SVector2Dz    sz0, sz1, sz2, sz3;
		CBGR          rgb0, rgb1, rgb2;
		s32          reserved;
		s32          mac0, mac1, mac2, mac3;
		u32 irgb, orgb;
		s32          lzcs, lzcr;
	} n;
	u32 r[32];
	PAIR p[32];
} psxCP2Data;

typedef union {
	struct {
		SMatrix3D rMatrix;
		s32      trX, trY, trZ;
		SMatrix3D lMatrix;
		s32      rbk, gbk, bbk;
		SMatrix3D cMatrix;
		s32      rfc, gfc, bfc;
		s32      ofx, ofy;
		s32      h;
		s32      dqa, dqb;
		s32      zsf3, zsf4;
		s32      flag;
	} n;
	u32 r[32];
	PAIR p[32];
} psxCP2Ctrl;

enum {
	PSXINT_SIO = 0,
	PSXINT_CDR,
	PSXINT_CDREAD,
	PSXINT_GPUDMA,
	PSXINT_MDECOUTDMA,
	PSXINT_SPUDMA,
	PSXINT_GPUBUSY,
	PSXINT_MDECINDMA,
	PSXINT_GPUOTCDMA,
	PSXINT_CDRDMA,
	PSXINT_NEWDRC_CHECK,
	PSXINT_RCNT,
	PSXINT_CDRLID,
	PSXINT_IRQ10,
	PSXINT_SPU_UPDATE,
	PSXINT_COUNT
};

enum R3000Abdt {
	// corresponds to bits 31,30 of Cause reg
	R3000A_BRANCH_TAKEN = 3,
	R3000A_BRANCH_NOT_TAKEN = 2,
	// none or tells that there was an exception in DS back to doBranch
	R3000A_BRANCH_NONE_OR_EXCEPTION = 0,
};

typedef struct psxCP2Regs {
	psxCP2Data CP2D; 	/* Cop2 data registers */
	psxCP2Ctrl CP2C; 	/* Cop2 control registers */
} psxCP2Regs;

typedef struct {
	// note: some cores like lightrec don't keep their data here,
	// so use R3000ACPU_NOTIFY_BEFORE_SAVE to sync
	psxGPRRegs GPR;		/* General Purpose Registers */
	psxCP0Regs CP0;		/* Coprocessor0 Registers */
	union {
		struct {
			psxCP2Data CP2D; 	/* Cop2 data registers */
			psxCP2Ctrl CP2C; 	/* Cop2 control registers */
		};
		psxCP2Regs CP2;
	};
	u32 pc;				/* Program counter */
	u32 code;			/* The instruction */
	u32 cycle;
	u32 interrupt;
	struct { u32 sCycle, cycle; } intCycle[32];
	u32 gteBusyCycle;
	u32 muldivBusyCycle;
	u32 subCycle;       /* interpreter cycle counting */
	u32 subCycleStep;
	u32 biuReg;
	u8  branching;      /* interp. R3000A_BRANCH_TAKEN / not, 0 if not branch */
	u8  dloadSel;       /* interp. delay load state */
	u8  dloadReg[2];
	u32 dloadVal[2];
	u32 biosBranchCheck;
	u32 reserved[3];
	// warning: changing anything in psxRegisters requires update of all
	// asm in libpcsxcore/new_dynarec/
} psxRegisters;

extern psxRegisters psxRegs;

/* new_dynarec stuff */
extern u32 event_cycles[PSXINT_COUNT];
extern u32 next_interupt;

void new_dyna_freeze(void *f, int mode);

#define new_dyna_set_event_abs(e, abs) { \
	u32 abs_ = abs; \
	s32 di_ = next_interupt - abs_; \
	event_cycles[e] = abs_; \
	if (di_ > 0) { \
		/*printf("%u: next_interupt %u -> %u\n", psxRegs.cycle, next_interupt, abs_);*/ \
		next_interupt = abs_; \
	} \
}

#define new_dyna_set_event(e, c) \
	new_dyna_set_event_abs(e, psxRegs.cycle + (c))

int  psxInit();
void psxReset();
void psxShutdown();
void psxException(u32 code, enum R3000Abdt bdt, psxCP0Regs *cp0);
void psxBranchTest();
void psxExecuteBios();
void psxJumpTest();

void irq10Interrupt();
void psxScheduleIrq10(int irq_count, int x_cycles, int y);

#ifdef __cplusplus
}
#endif
#endif
Commit	Line	Data
ef79bbde P	1	/***************************************************************************
	2	* Copyright (C) 2007 Ryan Schultz, PCSX-df Team, PCSX team *
	3	* *
	4	* This program is free software; you can redistribute it and/or modify *
	5	* it under the terms of the GNU General Public License as published by *
	6	* the Free Software Foundation; either version 2 of the License, or *
	7	* (at your option) any later version. *
	8	* *
	9	* This program is distributed in the hope that it will be useful, *
	10	* but WITHOUT ANY WARRANTY; without even the implied warranty of *
	11	* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
	12	* GNU General Public License for more details. *
	13	* *
	14	* You should have received a copy of the GNU General Public License *
	15	* along with this program; if not, write to the *
	16	* Free Software Foundation, Inc., *
	17	* 51 Franklin Street, Fifth Floor, Boston, MA 02111-1307 USA. *
	18	***************************************************************************/
	19
	20	#ifndef __R3000A_H__
	21	#define __R3000A_H__
	22
	23	#ifdef __cplusplus
	24	extern "C" {
	25	#endif
	26
	27	#include "psxcommon.h"
ef79bbde	28
dec3c1d7	29	enum R3000Aexception {
	30	R3000E_Int = 0, // Interrupt
	31	R3000E_AdEL = 4, // Address error (on load/I-fetch)
	32	R3000E_AdES = 5, // Address error (on store)
	33	R3000E_IBE = 6, // Bus error (instruction fetch)
6d79a06f	34	R3000E_DBE = 7, // Bus error (data load/store)
dec3c1d7	35	R3000E_Syscall = 8, // syscall instruction
	36	R3000E_Bp = 9, // Breakpoint - a break instruction
	37	R3000E_RI = 10, // reserved instruction
	38	R3000E_CpU = 11, // Co-Processor unusable
	39	R3000E_Ov = 12 // arithmetic overflow
	40	};
	41
20196899	42	enum R3000Anote {
7a811716	43	R3000ACPU_NOTIFY_CACHE_ISOLATED = 0,
7a811716	44	R3000ACPU_NOTIFY_CACHE_UNISOLATED = 1,
ec4baa7d	45	R3000ACPU_NOTIFY_BEFORE_SAVE, // data arg - hle if non-null
20196899	46	R3000ACPU_NOTIFY_AFTER_LOAD,
7a811716	47	};
7a811716	48
f3bc907d	49	enum blockExecCaller {
	50	EXEC_CALLER_BOOT,
	51	EXEC_CALLER_HLE,
	52	};
	53
ef79bbde P	54	typedef struct {
	55	int (*Init)();
	56	void (*Reset)();
f3bc907d	57	void (*Execute)();
f3bc907d	58	void (ExecuteBlock)(enum blockExecCaller caller); / executes up to a jump */
ef79bbde	59	void (*Clear)(u32 Addr, u32 Size);
20196899	60	void (Notify)(enum R3000Anote note, void data);
630b122b	61	void (*ApplyConfig)();
ef79bbde P	62	void (*Shutdown)();
	63	} R3000Acpu;
	64
	65	extern R3000Acpu *psxCpu;
	66	extern R3000Acpu psxInt;
ef79bbde	67	extern R3000Acpu psxRec;
ef79bbde P	68
ef79bbde P	69	typedef union {
ffe97735	70	#if __BYTE_ORDER__ == __ORDER_BIG_ENDIAN__
ef79bbde P	71	struct { u8 h3, h2, h, l; } b;
	72	struct { s8 h3, h2, h, l; } sb;
	73	struct { u16 h, l; } w;
	74	struct { s16 h, l; } sw;
	75	#else
	76	struct { u8 l, h, h2, h3; } b;
	77	struct { u16 l, h; } w;
	78	struct { s8 l, h, h2, h3; } sb;
	79	struct { s16 l, h; } sw;
	80	#endif
	81	} PAIR;
	82
	83	typedef union {
	84	struct {
	85	u32 r0, at, v0, v1, a0, a1, a2, a3,
	86	t0, t1, t2, t3, t4, t5, t6, t7,
	87	s0, s1, s2, s3, s4, s5, s6, s7,
7575a4aa	88	t8, t9, k0, k1, gp, sp, fp, ra, lo, hi;
ef79bbde P	89	} n;
	90	u32 r[34]; /* Lo, Hi in r[32] and r[33] */
	91	PAIR p[34];
	92	} psxGPRRegs;
	93
6c62131f	94	typedef union psxCP0Regs_ {
ef79bbde	95	struct {
6d79a06f	96	u32 Reserved0, Reserved1, Reserved2, BPC,
	97	Reserved4, BDA, Target, DCIC,
	98	BadVAddr, BDAM, Reserved10, BPCM,
	99	SR, Cause, EPC, PRid,
	100	Reserved16[16];
ef79bbde P	101	} n;
	102	u32 r[32];
	103	PAIR p[32];
	104	} psxCP0Regs;
	105
	106	typedef struct {
	107	short x, y;
	108	} SVector2D;
	109
	110	typedef struct {
	111	short z, pad;
	112	} SVector2Dz;
	113
	114	typedef struct {
	115	short x, y, z, pad;
	116	} SVector3D;
	117
	118	typedef struct {
	119	short x, y, z, pad;
	120	} LVector3D;
	121
	122	typedef struct {
	123	unsigned char r, g, b, c;
	124	} CBGR;
	125
	126	typedef struct {
	127	short m11, m12, m13, m21, m22, m23, m31, m32, m33, pad;
	128	} SMatrix3D;
	129
	130	typedef union {
	131	struct {
	132	SVector3D v0, v1, v2;
	133	CBGR rgb;
	134	s32 otz;
	135	s32 ir0, ir1, ir2, ir3;
	136	SVector2D sxy0, sxy1, sxy2, sxyp;
	137	SVector2Dz sz0, sz1, sz2, sz3;
	138	CBGR rgb0, rgb1, rgb2;
	139	s32 reserved;
	140	s32 mac0, mac1, mac2, mac3;
	141	u32 irgb, orgb;
	142	s32 lzcs, lzcr;
	143	} n;
	144	u32 r[32];
	145	PAIR p[32];
	146	} psxCP2Data;
	147
	148	typedef union {
	149	struct {
	150	SMatrix3D rMatrix;
	151	s32 trX, trY, trZ;
	152	SMatrix3D lMatrix;
	153	s32 rbk, gbk, bbk;
	154	SMatrix3D cMatrix;
	155	s32 rfc, gfc, bfc;
	156	s32 ofx, ofy;
	157	s32 h;
	158	s32 dqa, dqb;
	159	s32 zsf3, zsf4;
	160	s32 flag;
	161	} n;
	162	u32 r[32];
	163	PAIR p[32];
	164	} psxCP2Ctrl;
165
d28b54b1	166	enum {
	167	PSXINT_SIO = 0,
	168	PSXINT_CDR,
	169	PSXINT_CDREAD,
	170	PSXINT_GPUDMA,
	171	PSXINT_MDECOUTDMA,
	172	PSXINT_SPUDMA,
528ad661	173	PSXINT_GPUBUSY,
528ad661	174	PSXINT_MDECINDMA,
57a757ce	175	PSXINT_GPUOTCDMA,
9f8b032d	176	PSXINT_CDRDMA,
d28b54b1	177	PSXINT_NEWDRC_CHECK,
5b8c000f	178	PSXINT_RCNT,
9f8b032d	179	PSXINT_CDRLID,
d3d41455	180	PSXINT_IRQ10,
2b30c129	181	PSXINT_SPU_UPDATE,
d28b54b1	182	PSXINT_COUNT
	183	};
	184
6d79a06f	185	enum R3000Abdt {
	186	// corresponds to bits 31,30 of Cause reg
	187	R3000A_BRANCH_TAKEN = 3,
	188	R3000A_BRANCH_NOT_TAKEN = 2,
	189	// none or tells that there was an exception in DS back to doBranch
	190	R3000A_BRANCH_NONE_OR_EXCEPTION = 0,
	191	};
	192
eac38522	193	typedef struct psxCP2Regs {
	194	psxCP2Data CP2D; /* Cop2 data registers */
	195	psxCP2Ctrl CP2C; /* Cop2 control registers */
	196	} psxCP2Regs;
	197
ef79bbde	198	typedef struct {
6c62131f	199	// note: some cores like lightrec don't keep their data here,
6c62131f	200	// so use R3000ACPU_NOTIFY_BEFORE_SAVE to sync
ef79bbde P	201	psxGPRRegs GPR; /* General Purpose Registers */
ef79bbde P	202	psxCP0Regs CP0; /* Coprocessor0 Registers */
eac38522	203	union {
	204	struct {
	205	psxCP2Data CP2D; /* Cop2 data registers */
	206	psxCP2Ctrl CP2C; /* Cop2 control registers */
	207	};
	208	psxCP2Regs CP2;
	209	};
6c62131f	210	u32 pc; /* Program counter */
6c62131f	211	u32 code; /* The instruction */
ef79bbde P	212	u32 cycle;
ef79bbde P	213	u32 interrupt;
d28b54b1	214	struct { u32 sCycle, cycle; } intCycle[32];
630b122b	215	u32 gteBusyCycle;
630b122b	216	u32 muldivBusyCycle;
6d79a06f	217	u32 subCycle; /* interpreter cycle counting */
1562ed57	218	u32 subCycleStep;
c6b7420b	219	u32 biuReg;
6d79a06f	220	u8 branching; /* interp. R3000A_BRANCH_TAKEN / not, 0 if not branch */
6d79a06f	221	u8 dloadSel; /* interp. delay load state */
633d365e	222	u8 dloadReg[2];
633d365e	223	u32 dloadVal[2];
584fc319	224	u32 biosBranchCheck;
584fc319	225	u32 reserved[3];
630b122b	226	// warning: changing anything in psxRegisters requires update of all
1562ed57	227	// asm in libpcsxcore/new_dynarec/
ef79bbde P	228	} psxRegisters;
	229
	230	extern psxRegisters psxRegs;
	231
d28b54b1	232	/* new_dynarec stuff */
	233	extern u32 event_cycles[PSXINT_COUNT];
	234	extern u32 next_interupt;
	235
03f55e6b	236	void new_dyna_freeze(void *f, int mode);
52082bc1	237
9a1338bc	238	#define new_dyna_set_event_abs(e, abs) { \
	239	u32 abs_ = abs; \
	240	s32 di_ = next_interupt - abs_; \
d28b54b1	241	event_cycles[e] = abs_; \
9a1338bc	242	if (di_ > 0) { \
9a1338bc	243	/printf("%u: next_interupt %u -> %u\n", psxRegs.cycle, next_interupt, abs_);/ \
d28b54b1	244	next_interupt = abs_; \
	245	} \
	246	}
	247
9a1338bc	248	#define new_dyna_set_event(e, c) \
	249	new_dyna_set_event_abs(e, psxRegs.cycle + (c))
	250
ef79bbde P	251	int psxInit();
	252	void psxReset();
	253	void psxShutdown();
6d79a06f	254	void psxException(u32 code, enum R3000Abdt bdt, psxCP0Regs *cp0);
ef79bbde P	255	void psxBranchTest();
ef79bbde P	256	void psxExecuteBios();
ef79bbde P	257	void psxJumpTest();
ef79bbde P	258
d3d41455	259	void irq10Interrupt();
	260	void psxScheduleIrq10(int irq_count, int x_cycles, int y);
	261
ef79bbde P	262	#ifdef __cplusplus
	263	}
	264	#endif
	265	#endif