be2c4208 |
1 | #include "../pico_int.h" |
974fdb5b |
2 | #include "../sound/ym2612.h" |
be2c4208 |
3 | |
4 | struct Pico32x Pico32x; |
83ff19ec |
5 | SH2 sh2s[2]; |
be2c4208 |
6 | |
e05b81fc |
7 | static int REGPARM(2) sh2_irq_cb(SH2 *sh2, int level) |
4ea707e1 |
8 | { |
e05b81fc |
9 | if (sh2->pending_irl > sh2->pending_int_irq) { |
10 | elprintf(EL_32X, "%csh2 ack/irl %d @ %08x", |
11 | sh2->is_slave ? 's' : 'm', level, sh2->pc); |
12 | return 64 + sh2->pending_irl / 2; |
13 | } else { |
14 | elprintf(EL_32X, "%csh2 ack/int %d/%d @ %08x", |
15 | sh2->is_slave ? 's' : 'm', level, sh2->pending_int_vector, sh2->pc); |
16 | sh2->pending_int_irq = 0; // auto-clear |
17 | sh2->pending_level = sh2->pending_irl; |
18 | return sh2->pending_int_vector; |
19 | } |
4ea707e1 |
20 | } |
21 | |
1f1ff763 |
22 | void p32x_update_irls(int nested_call) |
4ea707e1 |
23 | { |
24 | int irqs, mlvl = 0, slvl = 0; |
25 | |
26 | // msh2 |
27 | irqs = (Pico32x.sh2irqs | Pico32x.sh2irqi[0]) & ((Pico32x.sh2irq_mask[0] << 3) | P32XI_VRES); |
28 | while ((irqs >>= 1)) |
29 | mlvl++; |
30 | mlvl *= 2; |
31 | |
32 | // ssh2 |
33 | irqs = (Pico32x.sh2irqs | Pico32x.sh2irqi[1]) & ((Pico32x.sh2irq_mask[1] << 3) | P32XI_VRES); |
34 | while ((irqs >>= 1)) |
35 | slvl++; |
36 | slvl *= 2; |
37 | |
38 | elprintf(EL_32X, "update_irls: m %d, s %d", mlvl, slvl); |
1f1ff763 |
39 | sh2_irl_irq(&msh2, mlvl, nested_call); |
40 | sh2_irl_irq(&ssh2, slvl, nested_call); |
87accdf7 |
41 | mlvl = mlvl ? 1 : 0; |
42 | slvl = slvl ? 1 : 0; |
43 | p32x_poll_event(mlvl | (slvl << 1), 0); |
4ea707e1 |
44 | } |
45 | |
be2c4208 |
46 | void Pico32xStartup(void) |
47 | { |
48 | elprintf(EL_STATUS|EL_32X, "32X startup"); |
49 | |
679af8a3 |
50 | // TODO: OOM handling |
be2c4208 |
51 | PicoAHW |= PAHW_32X; |
b78efee2 |
52 | sh2_init(&msh2, 0); |
4ea707e1 |
53 | msh2.irq_callback = sh2_irq_cb; |
b78efee2 |
54 | sh2_init(&ssh2, 1); |
4ea707e1 |
55 | ssh2.irq_callback = sh2_irq_cb; |
83ff19ec |
56 | |
57 | PicoMemSetup32x(); |
acd35d4c |
58 | |
be2c4208 |
59 | if (!Pico.m.pal) |
974fdb5b |
60 | Pico32x.vdp_regs[0] |= P32XV_nPAL; |
be2c4208 |
61 | |
1d7a28a7 |
62 | PREG8(Pico32xMem->sh2_peri_regs[0], 4) = |
63 | PREG8(Pico32xMem->sh2_peri_regs[1], 4) = 0x84; // SCI SSR |
64 | |
974fdb5b |
65 | emu_32x_startup(); |
be2c4208 |
66 | } |
67 | |
83ff19ec |
68 | #define HWSWAP(x) (((x) << 16) | ((x) >> 16)) |
69 | void p32x_reset_sh2s(void) |
70 | { |
71 | elprintf(EL_32X, "sh2 reset"); |
72 | |
73 | sh2_reset(&msh2); |
74 | sh2_reset(&ssh2); |
75 | |
76 | // if we don't have BIOS set, perform it's work here. |
77 | // MSH2 |
78 | if (p32x_bios_m == NULL) { |
79 | unsigned int idl_src, idl_dst, idl_size; // initial data load |
80 | unsigned int vbr; |
81 | |
82 | // initial data |
83 | idl_src = HWSWAP(*(unsigned int *)(Pico.rom + 0x3d4)) & ~0xf0000000; |
84 | idl_dst = HWSWAP(*(unsigned int *)(Pico.rom + 0x3d8)) & ~0xf0000000; |
85 | idl_size= HWSWAP(*(unsigned int *)(Pico.rom + 0x3dc)); |
86 | if (idl_size > Pico.romsize || idl_src + idl_size > Pico.romsize || |
87 | idl_size > 0x40000 || idl_dst + idl_size > 0x40000 || (idl_src & 3) || (idl_dst & 3)) { |
88 | elprintf(EL_STATUS|EL_ANOMALY, "32x: invalid initial data ptrs: %06x -> %06x, %06x", |
89 | idl_src, idl_dst, idl_size); |
90 | } |
91 | else |
92 | memcpy(Pico32xMem->sdram + idl_dst, Pico.rom + idl_src, idl_size); |
93 | |
94 | // GBR/VBR |
95 | vbr = HWSWAP(*(unsigned int *)(Pico.rom + 0x3e8)); |
96 | sh2_set_gbr(0, 0x20004000); |
97 | sh2_set_vbr(0, vbr); |
98 | |
99 | // checksum and M_OK |
100 | Pico32x.regs[0x28 / 2] = *(unsigned short *)(Pico.rom + 0x18e); |
101 | // program will set M_OK |
102 | } |
103 | |
104 | // SSH2 |
105 | if (p32x_bios_s == NULL) { |
106 | unsigned int vbr; |
107 | |
108 | // GBR/VBR |
109 | vbr = HWSWAP(*(unsigned int *)(Pico.rom + 0x3ec)); |
110 | sh2_set_gbr(1, 0x20004000); |
111 | sh2_set_vbr(1, vbr); |
112 | // program will set S_OK |
113 | } |
114 | } |
115 | |
be2c4208 |
116 | void Pico32xInit(void) |
117 | { |
974fdb5b |
118 | } |
119 | |
120 | void PicoPower32x(void) |
121 | { |
122 | memset(&Pico32x, 0, sizeof(Pico32x)); |
5e49c3a8 |
123 | |
83ff19ec |
124 | Pico32x.regs[0] = P32XS_REN|P32XS_nRES; // verified |
974fdb5b |
125 | Pico32x.vdp_regs[0x0a/2] = P32XV_VBLK|P32XV_HBLK|P32XV_PEN; |
87accdf7 |
126 | Pico32x.sh2_regs[0] = P32XS2_ADEN; |
be2c4208 |
127 | } |
128 | |
5e49c3a8 |
129 | void PicoUnload32x(void) |
130 | { |
131 | if (Pico32xMem != NULL) |
b081408f |
132 | plat_munmap(Pico32xMem, sizeof(*Pico32xMem)); |
5e49c3a8 |
133 | Pico32xMem = NULL; |
e898de13 |
134 | sh2_finish(&msh2); |
135 | sh2_finish(&ssh2); |
5e49c3a8 |
136 | |
137 | PicoAHW &= ~PAHW_32X; |
138 | } |
139 | |
be2c4208 |
140 | void PicoReset32x(void) |
141 | { |
83ff19ec |
142 | if (PicoAHW & PAHW_32X) { |
143 | Pico32x.sh2irqs |= P32XI_VRES; |
1f1ff763 |
144 | p32x_update_irls(0); |
83ff19ec |
145 | p32x_poll_event(3, 0); |
146 | } |
be2c4208 |
147 | } |
148 | |
974fdb5b |
149 | static void p32x_start_blank(void) |
150 | { |
7a961c19 |
151 | if (Pico32xDrawMode != PDM32X_OFF && !PicoSkipFrame) { |
5aec752d |
152 | int offs, lines; |
153 | |
154 | pprof_start(draw); |
155 | |
156 | offs = 8; lines = 224; |
7a961c19 |
157 | if ((Pico.video.reg[1] & 8) && !(PicoOpt & POPT_ALT_RENDERER)) { |
158 | offs = 0; |
159 | lines = 240; |
160 | } |
161 | |
162 | // XXX: no proper handling of 32col mode.. |
5a681086 |
163 | if ((Pico32x.vdp_regs[0] & P32XV_Mx) != 0 && // 32x not blanking |
164 | (Pico.video.reg[12] & 1) && // 40col mode |
165 | (PicoDrawMask & PDRAW_32X_ON)) |
166 | { |
167 | int md_bg = Pico.video.reg[7] & 0x3f; |
5a681086 |
168 | |
169 | // we draw full layer (not line-by-line) |
170 | PicoDraw32xLayer(offs, lines, md_bg); |
171 | } |
7a961c19 |
172 | else if (Pico32xDrawMode != PDM32X_32X_ONLY) |
173 | PicoDraw32xLayerMdOnly(offs, lines); |
5aec752d |
174 | |
175 | pprof_end(draw); |
5a681086 |
176 | } |
177 | |
974fdb5b |
178 | // enter vblank |
179 | Pico32x.vdp_regs[0x0a/2] |= P32XV_VBLK|P32XV_PEN; |
180 | |
4ea707e1 |
181 | // FB swap waits until vblank |
974fdb5b |
182 | if ((Pico32x.vdp_regs[0x0a/2] ^ Pico32x.pending_fb) & P32XV_FS) { |
183 | Pico32x.vdp_regs[0x0a/2] &= ~P32XV_FS; |
184 | Pico32x.vdp_regs[0x0a/2] |= Pico32x.pending_fb; |
185 | Pico32xSwapDRAM(Pico32x.pending_fb ^ 1); |
186 | } |
4ea707e1 |
187 | |
97d3f47f |
188 | Pico32x.sh2irqs |= P32XI_VINT; |
1f1ff763 |
189 | p32x_update_irls(0); |
87accdf7 |
190 | p32x_poll_event(3, 1); |
974fdb5b |
191 | } |
192 | |
236990cf |
193 | static __inline void run_m68k(int cyc) |
974fdb5b |
194 | { |
f6c49d38 |
195 | pprof_start(m68k); |
196 | |
fcdefcf6 |
197 | p32x_poll_event(3, 0); |
236990cf |
198 | #if defined(EMU_C68K) |
199 | PicoCpuCM68k.cycles = cyc; |
974fdb5b |
200 | CycloneRun(&PicoCpuCM68k); |
236990cf |
201 | SekCycleCnt += cyc - PicoCpuCM68k.cycles; |
974fdb5b |
202 | #elif defined(EMU_M68K) |
236990cf |
203 | SekCycleCnt += m68k_execute(cyc); |
974fdb5b |
204 | #elif defined(EMU_F68K) |
236990cf |
205 | SekCycleCnt += fm68k_emulate(cyc+1, 0, 0); |
974fdb5b |
206 | #endif |
f6c49d38 |
207 | |
208 | pprof_end(m68k); |
974fdb5b |
209 | } |
210 | |
266c6afa |
211 | // ~1463.8, but due to cache misses and slow mem |
212 | // it's much lower than that |
be20816c |
213 | //#define SH2_LINE_CYCLES 735 |
fcdefcf6 |
214 | #define CYCLES_M68K2MSH2(x) (((x) * p32x_msh2_multiplier) >> 10) |
215 | #define CYCLES_M68K2SSH2(x) (((x) * p32x_ssh2_multiplier) >> 10) |
266c6afa |
216 | |
974fdb5b |
217 | #define PICO_32X |
c987bb5c |
218 | #define CPUS_RUN_SIMPLE(m68k_cycles,s68k_cycles) \ |
236990cf |
219 | { \ |
220 | int slice; \ |
221 | SekCycleAim += m68k_cycles; \ |
222 | while (SekCycleCnt < SekCycleAim) { \ |
223 | slice = SekCycleCnt; \ |
224 | run_m68k(SekCycleAim - SekCycleCnt); \ |
83ff19ec |
225 | if (!(Pico32x.regs[0] & P32XS_nRES)) \ |
226 | continue; /* SH2s reseting */ \ |
236990cf |
227 | slice = SekCycleCnt - slice; /* real count from 68k */ \ |
228 | if (SekCycleCnt < SekCycleAim) \ |
229 | elprintf(EL_32X, "slice %d", slice); \ |
f6c49d38 |
230 | if (!(Pico32x.emu_flags & (P32XF_SSH2POLL|P32XF_SSH2VPOLL))) { \ |
231 | pprof_start(ssh2); \ |
fcdefcf6 |
232 | sh2_execute(&ssh2, CYCLES_M68K2SSH2(slice)); \ |
f6c49d38 |
233 | pprof_end(ssh2); \ |
234 | } \ |
235 | if (!(Pico32x.emu_flags & (P32XF_MSH2POLL|P32XF_MSH2VPOLL))) { \ |
236 | pprof_start(msh2); \ |
fcdefcf6 |
237 | sh2_execute(&msh2, CYCLES_M68K2MSH2(slice)); \ |
f6c49d38 |
238 | pprof_end(msh2); \ |
239 | } \ |
240 | pprof_start(dummy); \ |
241 | pprof_end(dummy); \ |
236990cf |
242 | } \ |
243 | } |
acd35d4c |
244 | |
c987bb5c |
245 | #define STEP_68K 24 |
246 | #define CPUS_RUN_LOCKSTEP(m68k_cycles,s68k_cycles) \ |
87accdf7 |
247 | { \ |
248 | int i; \ |
c987bb5c |
249 | for (i = 0; i <= (m68k_cycles) - STEP_68K; i += STEP_68K) { \ |
236990cf |
250 | run_m68k(STEP_68K); \ |
c987bb5c |
251 | if (!(Pico32x.emu_flags & (P32XF_MSH2POLL|P32XF_MSH2VPOLL))) \ |
252 | sh2_execute(&msh2, CYCLES_M68K2SH2(STEP_68K)); \ |
253 | if (!(Pico32x.emu_flags & (P32XF_SSH2POLL|P32XF_SSH2VPOLL))) \ |
254 | sh2_execute(&ssh2, CYCLES_M68K2SH2(STEP_68K)); \ |
87accdf7 |
255 | } \ |
c987bb5c |
256 | /* last step */ \ |
257 | i = (m68k_cycles) - i; \ |
236990cf |
258 | run_m68k(i); \ |
c987bb5c |
259 | if (!(Pico32x.emu_flags & (P32XF_MSH2POLL|P32XF_MSH2VPOLL))) \ |
260 | sh2_execute(&msh2, CYCLES_M68K2SH2(i)); \ |
261 | if (!(Pico32x.emu_flags & (P32XF_SSH2POLL|P32XF_SSH2VPOLL))) \ |
262 | sh2_execute(&ssh2, CYCLES_M68K2SH2(i)); \ |
87accdf7 |
263 | } |
264 | |
236990cf |
265 | #define CPUS_RUN CPUS_RUN_SIMPLE |
266 | //#define CPUS_RUN CPUS_RUN_LOCKSTEP |
87accdf7 |
267 | |
974fdb5b |
268 | #include "../pico_cmn.c" |
269 | |
270 | void PicoFrame32x(void) |
271 | { |
db1d3564 |
272 | pwm_frame_smp_cnt = 0; |
273 | |
4ea707e1 |
274 | Pico32x.vdp_regs[0x0a/2] &= ~P32XV_VBLK; // get out of vblank |
db1d3564 |
275 | if ((Pico32x.vdp_regs[0] & P32XV_Mx) != 0) // no forced blanking |
276 | Pico32x.vdp_regs[0x0a/2] &= ~P32XV_PEN; // no palette access |
4ea707e1 |
277 | |
87accdf7 |
278 | p32x_poll_event(3, 1); |
974fdb5b |
279 | |
280 | PicoFrameStart(); |
281 | PicoFrameHints(); |
be20816c |
282 | elprintf(EL_32X, "poll: %02x", Pico32x.emu_flags); |
974fdb5b |
283 | } |
db1d3564 |
284 | |