release 1.80beta1 for pandora

[picodrive.git] / pico / eeprom.c

/*\r
 * rarely used EEPROM code\r
 *\r
 * (see Genesis Plus for Wii/GC code and docs for info,\r
 * full game list and better code).\r
 */\r
\r
#include "pico_int.h"\r
\r
static unsigned int last_write = 0xffff0000;\r
\r
// eeprom_status: LA.. s.la (L=pending SCL, A=pending SDA,\r
//                           s=started, l=old SCL, a=old SDA)\r
static void EEPROM_write_do(unsigned int d) // ???? ??la (l=SCL, a=SDA)\r
{\r
  unsigned int sreg = Pico.m.eeprom_status, saddr = Pico.m.eeprom_addr;\r
  unsigned int scyc = Pico.m.eeprom_cycle, ssa = Pico.m.eeprom_slave;\r
\r
  elprintf(EL_EEPROM, "eeprom: scl/sda: %i/%i -> %i/%i, newtime=%i", (sreg&2)>>1, sreg&1,\r
    (d&2)>>1, d&1, SekCyclesDoneT() - last_write);\r
  saddr &= 0x1fff;\r
\r
  if(sreg & d & 2) {\r
    // SCL was and is still high..\r
    if((sreg & 1) && !(d&1)) {\r
      // ..and SDA went low, means it's a start command, so clear internal addr reg and clock counter\r
      elprintf(EL_EEPROM, "eeprom: -start-");\r
      //saddr = 0;\r
      scyc = 0;\r
      sreg |= 8;\r
    } else if(!(sreg & 1) && (d&1)) {\r
      // SDA went high == stop command\r
      elprintf(EL_EEPROM, "eeprom: -stop-");\r
      sreg &= ~8;\r
    }\r
  }\r
  else if((sreg & 8) && !(sreg & 2) && (d&2))\r
  {\r
    // we are started and SCL went high - next cycle\r
    scyc++; // pre-increment\r
    if(SRam.eeprom_type) {\r
      // X24C02+\r
      if((ssa&1) && scyc == 18) {\r
        scyc = 9;\r
        saddr++; // next address in read mode\r
        /*if(SRam.eeprom_type==2) saddr&=0xff; else*/ saddr&=0x1fff; // mask\r
      }\r
      else if(SRam.eeprom_type == 2 && scyc == 27) scyc = 18;\r
      else if(scyc == 36) scyc = 27;\r
    } else {\r
      // X24C01\r
      if(scyc == 18) {\r
        scyc = 9;  // wrap\r
        if(saddr&1) { saddr+=2; saddr&=0xff; } // next addr in read mode\r
      }\r
    }\r
    elprintf(EL_EEPROM, "eeprom: scyc: %i", scyc);\r
  }\r
  else if((sreg & 8) && (sreg & 2) && !(d&2))\r
  {\r
    // we are started and SCL went low (falling edge)\r
    if(SRam.eeprom_type) {\r
      // X24C02+\r
      if(scyc == 9 || scyc == 18 || scyc == 27); // ACK cycles\r
      else if( (SRam.eeprom_type == 3 && scyc > 27) || (SRam.eeprom_type == 2 && scyc > 18) ) {\r
        if(!(ssa&1)) {\r
          // data write\r
          unsigned char *pm=SRam.data+saddr;\r
          *pm <<= 1; *pm |= d&1;\r
          if(scyc == 26 || scyc == 35) {\r
            saddr=(saddr&~0xf)|((saddr+1)&0xf); // only 4 (?) lowest bits are incremented\r
            elprintf(EL_EEPROM, "eeprom: write done, addr inc to: %x, last byte=%02x", saddr, *pm);\r
          }\r
          SRam.changed = 1;\r
        }\r
      } else if(scyc > 9) {\r
        if(!(ssa&1)) {\r
          // we latch another addr bit\r
          saddr<<=1;\r
          if(SRam.eeprom_type == 2) saddr&=0xff; else saddr&=0x1fff; // mask\r
          saddr|=d&1;\r
          if(scyc==17||scyc==26) {\r
            elprintf(EL_EEPROM, "eeprom: addr reg done: %x", saddr);\r
            if(scyc==17&&SRam.eeprom_type==2) { saddr&=0xff; saddr|=(ssa<<7)&0x700; } // add device bits too\r
          }\r
        }\r
      } else {\r
        // slave address\r
        ssa<<=1; ssa|=d&1;\r
        if(scyc==8) elprintf(EL_EEPROM, "eeprom: slave done: %x", ssa);\r
      }\r
    } else {\r
      // X24C01\r
      if(scyc == 9); // ACK cycle, do nothing\r
      else if(scyc > 9) {\r
        if(!(saddr&1)) {\r
          // data write\r
          unsigned char *pm=SRam.data+(saddr>>1);\r
          *pm <<= 1; *pm |= d&1;\r
          if(scyc == 17) {\r
            saddr=(saddr&0xf9)|((saddr+2)&6); // only 2 lowest bits are incremented\r
            elprintf(EL_EEPROM, "eeprom: write done, addr inc to: %x, last byte=%02x", saddr>>1, *pm);\r
          }\r
          SRam.changed = 1;\r
        }\r
      } else {\r
        // we latch another addr bit\r
        saddr<<=1; saddr|=d&1; saddr&=0xff;\r
        if(scyc==8) elprintf(EL_EEPROM, "eeprom: addr done: %x", saddr>>1);\r
      }\r
    }\r
  }\r
\r
  sreg &= ~3; sreg |= d&3; // remember SCL and SDA\r
  Pico.m.eeprom_status  = (unsigned char) sreg;\r
  Pico.m.eeprom_cycle = (unsigned char) scyc;\r
  Pico.m.eeprom_slave = (unsigned char) ssa;\r
  Pico.m.eeprom_addr  = (unsigned short)saddr;\r
}\r
\r
static void EEPROM_upd_pending(unsigned int d)\r
{\r
  unsigned int d1, sreg = Pico.m.eeprom_status;\r
\r
  sreg &= ~0xc0;\r
\r
  // SCL\r
  d1 = (d >> SRam.eeprom_bit_cl) & 1;\r
  sreg |= d1 << 7;\r
\r
  // SDA in\r
  d1 = (d >> SRam.eeprom_bit_in) & 1;\r
  sreg |= d1 << 6;\r
\r
  Pico.m.eeprom_status = (unsigned char) sreg;\r
}\r
\r
void EEPROM_write16(unsigned int d)\r
{\r
  // this diff must be at most 16 for NBA Jam to work\r
  if (SekCyclesDoneT() - last_write < 16) {\r
    // just update pending state\r
    elprintf(EL_EEPROM, "eeprom: skip because cycles=%i",\r
        SekCyclesDoneT() - last_write);\r
    EEPROM_upd_pending(d);\r
  } else {\r
    int srs = Pico.m.eeprom_status;\r
    EEPROM_write_do(srs >> 6); // execute pending\r
    EEPROM_upd_pending(d);\r
    if ((srs ^ Pico.m.eeprom_status) & 0xc0) // update time only if SDA/SCL changed\r
      last_write = SekCyclesDoneT();\r
  }\r
}\r
\r
void EEPROM_write8(unsigned int a, unsigned int d)\r
{\r
  unsigned char *wb = Pico.m.eeprom_wb;\r
  wb[a & 1] = d;\r
  EEPROM_write16((wb[0] << 8) | wb[1]);\r
}\r
\r
unsigned int EEPROM_read(void)\r
{\r
  unsigned int shift, d;\r
  unsigned int sreg, saddr, scyc, ssa, interval;\r
\r
  // flush last pending write\r
  EEPROM_write_do(Pico.m.eeprom_status>>6);\r
\r
  sreg = Pico.m.eeprom_status; saddr = Pico.m.eeprom_addr&0x1fff; scyc = Pico.m.eeprom_cycle; ssa = Pico.m.eeprom_slave;\r
  interval = SekCyclesDoneT() - last_write;\r
  d = (sreg>>6)&1; // use SDA as "open bus"\r
\r
  // NBA Jam is nasty enough to read <before> raising the SCL and starting the new cycle.\r
  // this is probably valid because data changes occur while SCL is low and data can be read\r
  // before it's actual cycle begins.\r
  if (!(sreg&0x80) && interval >= 24) {\r
    elprintf(EL_EEPROM, "eeprom: early read, cycles=%i", interval);\r
    scyc++;\r
  }\r
\r
  if (!(sreg & 8)); // not started, use open bus\r
  else if (scyc == 9 || scyc == 18 || scyc == 27) {\r
    elprintf(EL_EEPROM, "eeprom: r ack");\r
    d = 0;\r
  } else if (scyc > 9 && scyc < 18) {\r
    // started and first command word received\r
    shift = 17-scyc;\r
    if (SRam.eeprom_type) {\r
      // X24C02+\r
      if (ssa&1) {\r
        elprintf(EL_EEPROM, "eeprom: read: addr %02x, cycle %i, reg %02x", saddr, scyc, sreg);\r
	if (shift==0) elprintf(EL_EEPROM, "eeprom: read done, byte %02x", SRam.data[saddr]);\r
        d = (SRam.data[saddr]>>shift)&1;\r
      }\r
    } else {\r
      // X24C01\r
      if (saddr&1) {\r
        elprintf(EL_EEPROM, "eeprom: read: addr %02x, cycle %i, reg %02x", saddr>>1, scyc, sreg);\r
	if (shift==0) elprintf(EL_EEPROM, "eeprom: read done, byte %02x", SRam.data[saddr>>1]);\r
        d = (SRam.data[saddr>>1]>>shift)&1;\r
      }\r
    }\r
  }\r
\r
  return (d << SRam.eeprom_bit_out);\r
}\r
\r