b8a1c09a |
1 | #include <stddef.h> |
c8d1e9b6 |
2 | #include "pico_int.h" |
b8a1c09a |
3 | #include "memory.h" |
c8d1e9b6 |
4 | |
b8a1c09a |
5 | uptr z80_read_map [0x10000 >> Z80_MEM_SHIFT]; |
6 | uptr z80_write_map[0x10000 >> Z80_MEM_SHIFT]; |
c8d1e9b6 |
7 | |
b4db550e |
8 | #ifdef _USE_DRZ80 |
9 | struct DrZ80 drZ80; |
c8d1e9b6 |
10 | |
b4db550e |
11 | static u32 drz80_sp_base; |
c8d1e9b6 |
12 | |
b4db550e |
13 | static void drz80_load_pcsp(u32 pc, u32 sp) |
c8d1e9b6 |
14 | { |
b4db550e |
15 | drZ80.Z80PC_BASE = z80_read_map[pc >> Z80_MEM_SHIFT]; |
16 | if (drZ80.Z80PC_BASE & (1<<31)) { |
17 | elprintf(EL_STATUS|EL_ANOMALY, "load_pcsp: bad PC: %04x", pc); |
18 | drZ80.Z80PC_BASE = drZ80.Z80PC = z80_read_map[0]; |
19 | } else { |
20 | drZ80.Z80PC_BASE <<= 1; |
21 | drZ80.Z80PC = drZ80.Z80PC_BASE + pc; |
22 | } |
23 | drZ80.Z80SP_BASE = z80_read_map[sp >> Z80_MEM_SHIFT]; |
24 | if (drZ80.Z80SP_BASE & (1<<31)) { |
25 | elprintf(EL_STATUS|EL_ANOMALY, "load_pcsp: bad SP: %04x", sp); |
26 | drZ80.Z80SP_BASE = z80_read_map[0]; |
27 | drZ80.Z80SP = drZ80.Z80SP_BASE + (1 << Z80_MEM_SHIFT); |
28 | } else { |
29 | drZ80.Z80SP_BASE <<= 1; |
30 | drZ80.Z80SP = drZ80.Z80SP_BASE + sp; |
31 | } |
32 | } |
c8d1e9b6 |
33 | |
b4db550e |
34 | // called only if internal xmap rebase fails |
35 | static unsigned int dz80_rebase_pc(unsigned short pc) |
c8d1e9b6 |
36 | { |
b4db550e |
37 | elprintf(EL_STATUS|EL_ANOMALY, "dz80_rebase_pc: fail on %04x", pc); |
38 | drZ80.Z80PC_BASE = z80_read_map[0] << 1; |
39 | return drZ80.Z80PC_BASE; |
c8d1e9b6 |
40 | } |
41 | |
b4db550e |
42 | static unsigned int dz80_rebase_sp(unsigned short sp) |
43 | { |
44 | elprintf(EL_STATUS|EL_ANOMALY, "dz80_rebase_sp: fail on %04x", sp); |
45 | drZ80.Z80SP_BASE = z80_read_map[drz80_sp_base >> Z80_MEM_SHIFT] << 1; |
46 | return drZ80.Z80SP_BASE + (1 << Z80_MEM_SHIFT) - 0x100; |
47 | } |
c8d1e9b6 |
48 | #endif |
49 | |
50 | |
b4db550e |
51 | void z80_init(void) |
c8d1e9b6 |
52 | { |
c8d1e9b6 |
53 | #ifdef _USE_DRZ80 |
54 | memset(&drZ80, 0, sizeof(drZ80)); |
b4db550e |
55 | drZ80.z80_rebasePC = dz80_rebase_pc; |
56 | drZ80.z80_rebaseSP = dz80_rebase_sp; |
57 | drZ80.z80_read8 = (void *)z80_read_map; |
58 | drZ80.z80_read16 = NULL; |
59 | drZ80.z80_write8 = (void *)z80_write_map; |
60 | drZ80.z80_write16 = NULL; |
61 | drZ80.z80_irq_callback = NULL; |
c8d1e9b6 |
62 | #endif |
63 | #ifdef _USE_CZ80 |
64 | memset(&CZ80, 0, sizeof(CZ80)); |
65 | Cz80_Init(&CZ80); |
66 | Cz80_Set_ReadB(&CZ80, NULL); // unused (hacked in) |
67 | Cz80_Set_WriteB(&CZ80, NULL); |
68 | #endif |
69 | } |
70 | |
b4db550e |
71 | void z80_reset(void) |
c8d1e9b6 |
72 | { |
c8d1e9b6 |
73 | #ifdef _USE_DRZ80 |
cf82669f |
74 | drZ80.Z80I = 0; |
75 | drZ80.Z80IM = 0; |
76 | drZ80.Z80IF = 0; |
77 | drZ80.z80irqvector = 0xff0000; // RST 38h |
78 | drZ80.Z80PC_BASE = drZ80.Z80PC = z80_read_map[0] << 1; |
79 | // others not changed, undefined on cold boot |
80 | /* |
c8d1e9b6 |
81 | drZ80.Z80F = (1<<2); // set ZFlag |
82 | drZ80.Z80F2 = (1<<2); // set ZFlag |
83 | drZ80.Z80IX = 0xFFFF << 16; |
84 | drZ80.Z80IY = 0xFFFF << 16; |
cf82669f |
85 | */ |
d8f51995 |
86 | // drZ80 is locked in single bank |
b4db550e |
87 | drz80_sp_base = (PicoAHW & PAHW_SMS) ? 0xc000 : 0x0000; |
88 | drZ80.Z80SP_BASE = z80_read_map[drz80_sp_base >> Z80_MEM_SHIFT] << 1; |
89 | if (PicoAHW & PAHW_SMS) |
90 | drZ80.Z80SP = drZ80.Z80SP_BASE + 0xdff0; // simulate BIOS |
cf82669f |
91 | // XXX: since we use direct SP pointer, it might make sense to force it to RAM, |
92 | // but we'll rely on built-in stack protection for now |
c8d1e9b6 |
93 | #endif |
94 | #ifdef _USE_CZ80 |
95 | Cz80_Reset(&CZ80); |
b4db550e |
96 | if (PicoAHW & PAHW_SMS) |
97 | Cz80_Set_Reg(&CZ80, CZ80_SP, 0xdff0); |
c8d1e9b6 |
98 | #endif |
99 | } |
100 | |
b4db550e |
101 | /* save state stuff */ |
102 | static int z80_unpack_legacy(const void *data) |
c8d1e9b6 |
103 | { |
b4db550e |
104 | #if defined(_USE_DRZ80) |
c8d1e9b6 |
105 | if (*(int *)data == 0x015A7244) { // "DrZ" v1 save? |
b4db550e |
106 | u32 pc, sp; |
c8d1e9b6 |
107 | memcpy(&drZ80, data+4, 0x54); |
ee05564f |
108 | pc = (drZ80.Z80PC - drZ80.Z80PC_BASE) & 0xffff; |
109 | sp = (drZ80.Z80SP - drZ80.Z80SP_BASE) & 0xffff; |
c8d1e9b6 |
110 | // update bases |
b4db550e |
111 | drz80_load_pcsp(pc, sp); |
112 | return 0; |
c8d1e9b6 |
113 | } |
114 | #elif defined(_USE_CZ80) |
115 | if (*(int *)data == 0x00007a43) { // "Cz" save? |
b8a1c09a |
116 | memcpy(&CZ80, data+8, offsetof(cz80_struc, BasePC)); |
c8d1e9b6 |
117 | Cz80_Set_Reg(&CZ80, CZ80_PC, *(int *)(data+4)); |
b4db550e |
118 | return 0; |
c8d1e9b6 |
119 | } |
120 | #endif |
b4db550e |
121 | return -1; |
c8d1e9b6 |
122 | } |
123 | |
b4db550e |
124 | struct z80sr_main { |
125 | u8 a, f; |
126 | u8 b, c; |
127 | u8 d, e; |
128 | u8 h, l; |
129 | }; |
130 | |
131 | struct z80_state { |
132 | char magic[4]; |
133 | // regs |
134 | struct z80sr_main m; // main regs |
135 | struct z80sr_main a; // alt (') regs |
136 | u8 i, r; |
137 | u16 ix, iy; |
138 | u16 sp; |
139 | u16 pc; |
140 | // other |
141 | u8 halted; |
142 | u8 iff1, iff2; |
143 | u8 im; // irq mode |
144 | u8 irq_pending; // irq line level, 1 if active |
145 | u8 irq_vector[3]; // up to 3 byte vector for irq mode0 handling |
146 | u8 reserved[8]; |
147 | }; |
148 | |
149 | void z80_pack(void *data) |
c8d1e9b6 |
150 | { |
b4db550e |
151 | struct z80_state *s = data; |
152 | memset(data, 0, Z80_STATE_SIZE); |
153 | strcpy(s->magic, "Z80"); |
154 | #if defined(_USE_DRZ80) |
155 | #define DRR8(n) (drZ80.Z80##n >> 24) |
156 | #define DRR16(n) (drZ80.Z80##n >> 16) |
157 | #define DRR16H(n) (drZ80.Z80##n >> 24) |
158 | #define DRR16L(n) ((drZ80.Z80##n >> 16) & 0xff) |
159 | s->m.a = DRR8(A); s->m.f = DRR8(F); |
160 | s->m.b = DRR16H(BC); s->m.c = DRR16L(BC); |
161 | s->m.d = DRR16H(DE); s->m.e = DRR16L(DE); |
162 | s->m.h = DRR16H(HL); s->m.l = DRR16L(HL); |
163 | s->a.a = DRR8(A2); s->a.f = DRR8(F2); |
164 | s->a.b = DRR16H(BC2); s->a.c = DRR16L(BC2); |
165 | s->a.d = DRR16H(DE2); s->a.e = DRR16L(DE2); |
166 | s->a.h = DRR16H(HL2); s->a.l = DRR16L(HL2); |
167 | s->i = DRR8(I); s->r = drZ80.spare; |
168 | s->ix = DRR16(IX); s->iy = DRR16(IY); |
169 | s->sp = drZ80.Z80SP - drZ80.Z80SP_BASE; |
170 | s->pc = drZ80.Z80PC - drZ80.Z80PC_BASE; |
171 | s->halted = !!(drZ80.Z80IF & 4); |
172 | s->iff1 = !!(drZ80.Z80IF & 1); |
173 | s->iff2 = !!(drZ80.Z80IF & 2); |
174 | s->im = drZ80.Z80IM; |
175 | s->irq_pending = !!drZ80.Z80_IRQ; |
176 | s->irq_vector[0] = drZ80.z80irqvector >> 16; |
177 | s->irq_vector[1] = drZ80.z80irqvector >> 8; |
178 | s->irq_vector[2] = drZ80.z80irqvector; |
179 | #elif defined(_USE_CZ80) |
180 | { |
181 | const cz80_struc *CPU = &CZ80; |
182 | s->m.a = zA; s->m.f = zF; |
183 | s->m.b = zB; s->m.c = zC; |
184 | s->m.d = zD; s->m.e = zE; |
185 | s->m.h = zH; s->m.l = zL; |
186 | s->a.a = zA2; s->a.f = zF2; |
187 | s->a.b = CZ80.BC2.B.H; s->a.c = CZ80.BC2.B.L; |
188 | s->a.d = CZ80.DE2.B.H; s->a.e = CZ80.DE2.B.L; |
189 | s->a.h = CZ80.HL2.B.H; s->a.l = CZ80.HL2.B.L; |
190 | s->i = zI; s->r = zR; |
191 | s->ix = zIX; s->iy = zIY; |
192 | s->sp = Cz80_Get_Reg(&CZ80, CZ80_SP); |
193 | s->pc = Cz80_Get_Reg(&CZ80, CZ80_PC); |
194 | s->halted = !!Cz80_Get_Reg(&CZ80, CZ80_HALT); |
195 | s->iff1 = !!zIFF1; |
196 | s->iff2 = !!zIFF2; |
197 | s->im = zIM; |
198 | s->irq_pending = (Cz80_Get_Reg(&CZ80, CZ80_IRQ) == HOLD_LINE); |
199 | s->irq_vector[0] = 0xff; |
200 | } |
c8d1e9b6 |
201 | #endif |
202 | } |
203 | |
b4db550e |
204 | int z80_unpack(const void *data) |
205 | { |
206 | const struct z80_state *s = data; |
207 | if (strcmp(s->magic, "Z80") != 0) { |
208 | if (z80_unpack_legacy(data) != 0) |
209 | goto fail; |
210 | elprintf(EL_STATUS, "legacy z80 state"); |
211 | return 0; |
212 | } |
213 | |
214 | #if defined(_USE_DRZ80) |
215 | #define DRW8(n, v) drZ80.Z80##n = (u32)(v) << 24 |
216 | #define DRW16(n, v) drZ80.Z80##n = (u32)(v) << 16 |
217 | #define DRW16HL(n, h, l) drZ80.Z80##n = ((u32)(h) << 24) | ((u32)(l) << 16) |
218 | DRW8(A, s->m.a); DRW8(F, s->m.f); |
219 | DRW16HL(BC, s->m.b, s->m.c); |
220 | DRW16HL(DE, s->m.d, s->m.e); |
221 | DRW16HL(HL, s->m.h, s->m.l); |
222 | DRW8(A2, s->a.a); DRW8(F2, s->a.f); |
223 | DRW16HL(BC2, s->a.b, s->a.c); |
224 | DRW16HL(DE2, s->a.d, s->a.e); |
225 | DRW16HL(HL2, s->a.h, s->a.l); |
226 | DRW8(I, s->i); drZ80.spare = s->r; |
227 | DRW16(IX, s->ix); DRW16(IY, s->iy); |
228 | drz80_load_pcsp(s->pc, s->sp); |
229 | drZ80.Z80IF = 0; |
230 | if (s->halted) drZ80.Z80IF |= 4; |
231 | if (s->iff1) drZ80.Z80IF |= 1; |
232 | if (s->iff2) drZ80.Z80IF |= 2; |
233 | drZ80.Z80IM = s->im; |
234 | drZ80.Z80_IRQ = s->irq_pending; |
235 | drZ80.z80irqvector = ((u32)s->irq_vector[0] << 16) | |
236 | ((u32)s->irq_vector[1] << 8) | s->irq_vector[2]; |
237 | return 0; |
238 | #elif defined(_USE_CZ80) |
239 | { |
240 | cz80_struc *CPU = &CZ80; |
241 | zA = s->m.a; zF = s->m.f; |
242 | zB = s->m.b; zC = s->m.c; |
243 | zD = s->m.d; zE = s->m.e; |
244 | zH = s->m.h; zL = s->m.l; |
245 | zA2 = s->a.a; zF2 = s->a.f; |
246 | CZ80.BC2.B.H = s->a.b; CZ80.BC2.B.L = s->a.c; |
247 | CZ80.DE2.B.H = s->a.d; CZ80.DE2.B.L = s->a.e; |
248 | CZ80.HL2.B.H = s->a.h; CZ80.HL2.B.L = s->a.l; |
249 | zI = s->i; zR = s->r; |
250 | zIX = s->ix; zIY = s->iy; |
251 | Cz80_Set_Reg(&CZ80, CZ80_SP, s->sp); |
252 | Cz80_Set_Reg(&CZ80, CZ80_PC, s->pc); |
253 | Cz80_Set_Reg(&CZ80, CZ80_HALT, s->halted); |
254 | Cz80_Set_Reg(&CZ80, CZ80_IFF1, s->iff1); |
255 | Cz80_Set_Reg(&CZ80, CZ80_IFF2, s->iff2); |
256 | zIM = s->im; |
257 | Cz80_Set_Reg(&CZ80, CZ80_IRQ, s->irq_pending ? HOLD_LINE : CLEAR_LINE); |
258 | return 0; |
259 | } |
260 | #endif |
261 | |
262 | fail: |
263 | elprintf(EL_STATUS|EL_ANOMALY, "z80_unpack failed"); |
264 | z80_reset(); |
265 | z80_int(); |
266 | return -1; |
267 | } |
268 | |
269 | void z80_exit(void) |
270 | { |
271 | } |
272 | |
273 | void z80_debug(char *dstr) |
c8d1e9b6 |
274 | { |
275 | #if defined(_USE_DRZ80) |
276 | sprintf(dstr, "Z80 state: PC: %04x SP: %04x\n", drZ80.Z80PC-drZ80.Z80PC_BASE, drZ80.Z80SP-drZ80.Z80SP_BASE); |
277 | #elif defined(_USE_CZ80) |
b8a1c09a |
278 | sprintf(dstr, "Z80 state: PC: %04x SP: %04x\n", (unsigned int)(CZ80.PC - CZ80.BasePC), CZ80.SP.W); |
c8d1e9b6 |
279 | #endif |
280 | } |