Commit | Line | Data |
---|---|---|
ef79bbde P |
1 | /***************************************************************************\r |
2 | registers.c - description\r | |
3 | -------------------\r | |
4 | begin : Wed May 15 2002\r | |
5 | copyright : (C) 2002 by Pete Bernert\r | |
6 | email : BlackDove@addcom.de\r | |
7 | ***************************************************************************/\r | |
8 | /***************************************************************************\r | |
9 | * *\r | |
10 | * This program is free software; you can redistribute it and/or modify *\r | |
11 | * it under the terms of the GNU General Public License as published by *\r | |
12 | * the Free Software Foundation; either version 2 of the License, or *\r | |
13 | * (at your option) any later version. See also the license.txt file for *\r | |
14 | * additional informations. *\r | |
15 | * *\r | |
16 | ***************************************************************************/\r | |
17 | \r | |
18 | #include "stdafx.h"\r | |
19 | \r | |
20 | #define _IN_REGISTERS\r | |
21 | \r | |
22 | #include "externals.h"\r | |
23 | #include "registers.h"\r | |
3154bfab | 24 | #include "spu_config.h"\r |
b71a957f | 25 | #include "spu.h"\r |
ef79bbde | 26 | \r |
7e44d49d | 27 | static void SoundOn(int start,int end,unsigned short val);\r |
28 | static void SoundOff(int start,int end,unsigned short val);\r | |
29 | static void FModOn(int start,int end,unsigned short val);\r | |
30 | static void NoiseOn(int start,int end,unsigned short val);\r | |
31 | static void SetVolumeL(unsigned char ch,short vol);\r | |
32 | static void SetVolumeR(unsigned char ch,short vol);\r | |
33 | static void SetPitch(int ch,unsigned short val);\r | |
34 | static void ReverbOn(int start,int end,unsigned short val);\r | |
35 | \r | |
ef79bbde P |
36 | ////////////////////////////////////////////////////////////////////////\r |
37 | // WRITE REGISTERS: called by main emu\r | |
38 | ////////////////////////////////////////////////////////////////////////\r | |
39 | \r | |
3fc2a418 | 40 | static const uint32_t ignore_dupe[16] = {\r |
650adfd2 | 41 | // ch 0-15 c40 c80 cc0\r |
42 | 0x7f7f7f7f, 0x7f7f7f7f, 0x7f7f7f7f, 0x7f7f7f7f,\r | |
43 | // ch 16-24 d40 control reverb\r | |
3fc2a418 | 44 | 0x7f7f7f7f, 0x7f7f7f7f, 0xff05ff0f, 0xffffffff,\r |
45 | 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff,\r | |
46 | 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff\r | |
650adfd2 | 47 | };\r |
48 | \r | |
49 | void CALLBACK SPUwriteRegister(unsigned long reg, unsigned short val,\r | |
50 | unsigned int cycles)\r | |
ef79bbde | 51 | {\r |
3fc2a418 | 52 | int r = reg & 0xffe;\r |
650adfd2 | 53 | int rofs = (r - 0xc00) >> 1;\r |
3154bfab | 54 | int changed = spu.regArea[rofs] != val;\r |
55 | spu.regArea[rofs] = val;\r | |
650adfd2 | 56 | \r |
57 | if (!changed && (ignore_dupe[rofs >> 5] & (1 << (rofs & 0x1f))))\r | |
58 | return;\r | |
59 | // zero keyon/keyoff?\r | |
60 | if (val == 0 && (r & 0xff8) == 0xd88)\r | |
61 | return;\r | |
62 | \r | |
6183ddf9 | 63 | do_samples_if_needed(cycles, 0, 16);\r |
ef79bbde P |
64 | \r |
65 | if(r>=0x0c00 && r<0x0d80) // some channel info?\r | |
66 | {\r | |
67 | int ch=(r>>4)-0xc0; // calc channel\r | |
68 | switch(r&0x0f)\r | |
69 | {\r | |
70 | //------------------------------------------------// r volume\r | |
71 | case 0: \r | |
72 | SetVolumeL((unsigned char)ch,val);\r | |
73 | break;\r | |
74 | //------------------------------------------------// l volume\r | |
75 | case 2: \r | |
76 | SetVolumeR((unsigned char)ch,val);\r | |
77 | break;\r | |
78 | //------------------------------------------------// pitch\r | |
79 | case 4: \r | |
80 | SetPitch(ch,val);\r | |
650adfd2 | 81 | goto upd_irq;\r |
ef79bbde P |
82 | //------------------------------------------------// start\r |
83 | case 6: \r | |
7e44d49d | 84 | // taken from regArea later\r |
ef79bbde P |
85 | break;\r |
86 | //------------------------------------------------// level with pre-calcs\r | |
87 | case 8:\r | |
88 | {\r | |
6d866bb7 | 89 | const unsigned long lval=val;\r |
ef79bbde | 90 | //---------------------------------------------//\r |
5514a050 | 91 | spu.s_chan[ch].ADSRX.AttackModeExp=(lval&0x8000)?1:0;\r |
92 | spu.s_chan[ch].ADSRX.AttackRate=(lval>>8) & 0x007f;\r | |
93 | spu.s_chan[ch].ADSRX.DecayRate=(lval>>4) & 0x000f;\r | |
94 | spu.s_chan[ch].ADSRX.SustainLevel=lval & 0x000f;\r | |
ef79bbde | 95 | //---------------------------------------------//\r |
ef79bbde P |
96 | }\r |
97 | break;\r | |
98 | //------------------------------------------------// adsr times with pre-calcs\r | |
99 | case 10:\r | |
100 | {\r | |
6d866bb7 | 101 | const unsigned long lval=val;\r |
ef79bbde P |
102 | \r |
103 | //----------------------------------------------//\r | |
5514a050 | 104 | spu.s_chan[ch].ADSRX.SustainModeExp = (lval&0x8000)?1:0;\r |
105 | spu.s_chan[ch].ADSRX.SustainIncrease= (lval&0x4000)?0:1;\r | |
106 | spu.s_chan[ch].ADSRX.SustainRate = (lval>>6) & 0x007f;\r | |
107 | spu.s_chan[ch].ADSRX.ReleaseModeExp = (lval&0x0020)?1:0;\r | |
108 | spu.s_chan[ch].ADSRX.ReleaseRate = lval & 0x001f;\r | |
ef79bbde | 109 | //----------------------------------------------//\r |
ef79bbde P |
110 | }\r |
111 | break;\r | |
112 | //------------------------------------------------// adsr volume... mmm have to investigate this\r | |
113 | case 12:\r | |
114 | break;\r | |
115 | //------------------------------------------------//\r | |
116 | case 14: // loop?\r | |
5514a050 | 117 | spu.s_chan[ch].pLoop=spu.spuMemC+((val&~1)<<3);\r |
9601ca6d | 118 | spu.s_chan[ch].bIgnoreLoop = 1;\r |
650adfd2 | 119 | goto upd_irq;\r |
ef79bbde P |
120 | //------------------------------------------------//\r |
121 | }\r | |
ef79bbde P |
122 | return;\r |
123 | }\r | |
3fc2a418 | 124 | else if (0x0e00 <= r && r < 0x0e60)\r |
125 | {\r | |
126 | int ch = (r >> 2) & 0x1f;\r | |
127 | log_unhandled("c%02d w %cvol %04x\n", ch, (r & 2) ? 'r' : 'l', val);\r | |
128 | spu.s_chan[ch].iVolume[(r >> 1) & 1] = (signed short)val >> 1;\r | |
129 | }\r | |
ef79bbde P |
130 | \r |
131 | switch(r)\r | |
132 | {\r | |
133 | //-------------------------------------------------//\r | |
134 | case H_SPUaddr:\r | |
3154bfab | 135 | spu.spuAddr = (unsigned long) val<<3;\r |
56e500f3 | 136 | //check_irq_io(spu.spuAddr);\r |
ef79bbde P |
137 | break;\r |
138 | //-------------------------------------------------//\r | |
139 | case H_SPUdata:\r | |
b71a957f | 140 | *(unsigned short *)(spu.spuMemC + spu.spuAddr) = HTOLE16(val);\r |
5514a050 | 141 | spu.spuAddr += 2;\r |
142 | spu.spuAddr &= 0x7fffe;\r | |
56e500f3 | 143 | check_irq_io(spu.spuAddr);\r |
ef79bbde P |
144 | break;\r |
145 | //-------------------------------------------------//\r | |
146 | case H_SPUctrl:\r | |
3154bfab | 147 | if (!(spu.spuCtrl & CTRL_IRQ)) {\r |
148 | spu.spuStat&=~STAT_IRQ;\r | |
650adfd2 | 149 | if (val & CTRL_IRQ)\r |
150 | schedule_next_irq();\r | |
151 | }\r | |
3154bfab | 152 | spu.spuCtrl=val;\r |
ef79bbde P |
153 | break;\r |
154 | //-------------------------------------------------//\r | |
155 | case H_SPUstat:\r | |
3154bfab | 156 | spu.spuStat=val&0xf800;\r |
ef79bbde P |
157 | break;\r |
158 | //-------------------------------------------------//\r | |
159 | case H_SPUReverbAddr:\r | |
650adfd2 | 160 | goto rvbd;\r |
ef79bbde P |
161 | //-------------------------------------------------//\r |
162 | case H_SPUirqAddr:\r | |
54604e03 | 163 | //if (val & 1)\r |
164 | // log_unhandled("w irq with lsb: %08lx %04x\n", reg, val);\r | |
56e500f3 | 165 | spu.pSpuIrq = spu.spuMemC + (((int)val << 3) & ~0xf);\r |
166 | //check_irq_io(spu.spuAddr);\r | |
650adfd2 | 167 | goto upd_irq;\r |
ef79bbde P |
168 | //-------------------------------------------------//\r |
169 | case H_SPUrvolL:\r | |
986293e0 | 170 | spu.rvb->VolLeft = (int16_t)val;\r |
ef79bbde P |
171 | break;\r |
172 | //-------------------------------------------------//\r | |
173 | case H_SPUrvolR:\r | |
986293e0 | 174 | spu.rvb->VolRight = (int16_t)val;\r |
ef79bbde P |
175 | break;\r |
176 | //-------------------------------------------------//\r | |
177 | \r | |
7df2c03c | 178 | case H_SPUmvolL:\r |
179 | case H_SPUmvolR:\r | |
180 | if (val & 0x8000)\r | |
181 | log_unhandled("w master sweep: %08lx %04x\n", reg, val);\r | |
182 | break;\r | |
183 | \r | |
184 | case 0x0dac:\r | |
185 | if (val != 4)\r | |
186 | log_unhandled("1f801dac %04x\n", val);\r | |
187 | break;\r | |
188 | \r | |
ef79bbde P |
189 | /*\r |
190 | case H_ExtLeft:\r | |
191 | //auxprintf("EL %d\n",val);\r | |
192 | break;\r | |
193 | //-------------------------------------------------//\r | |
194 | case H_ExtRight:\r | |
195 | //auxprintf("ER %d\n",val);\r | |
196 | break;\r | |
197 | //-------------------------------------------------//\r | |
198 | case H_SPUmvolL:\r | |
199 | //auxprintf("ML %d\n",val);\r | |
200 | break;\r | |
201 | //-------------------------------------------------//\r | |
202 | case H_SPUmvolR:\r | |
203 | //auxprintf("MR %d\n",val);\r | |
204 | break;\r | |
205 | //-------------------------------------------------//\r | |
206 | case H_SPUMute1:\r | |
207 | //auxprintf("M0 %04x\n",val);\r | |
208 | break;\r | |
209 | //-------------------------------------------------//\r | |
210 | case H_SPUMute2:\r | |
211 | //auxprintf("M1 %04x\n",val);\r | |
212 | break;\r | |
213 | */\r | |
214 | //-------------------------------------------------//\r | |
215 | case H_SPUon1:\r | |
fcb93a4f | 216 | spu.last_keyon_cycles = cycles;\r |
6183ddf9 | 217 | do_samples_if_needed(cycles, 0, 2);\r |
ef79bbde P |
218 | SoundOn(0,16,val);\r |
219 | break;\r | |
220 | //-------------------------------------------------//\r | |
6183ddf9 | 221 | case H_SPUon2:\r |
fcb93a4f | 222 | spu.last_keyon_cycles = cycles;\r |
6183ddf9 | 223 | do_samples_if_needed(cycles, 0, 2);\r |
ef79bbde P |
224 | SoundOn(16,24,val);\r |
225 | break;\r | |
226 | //-------------------------------------------------//\r | |
227 | case H_SPUoff1:\r | |
fcb93a4f | 228 | if (cycles - spu.last_keyon_cycles < 786u) {\r |
229 | if (val & regAreaGet(H_SPUon1))\r | |
230 | log_unhandled("koff1 %04x %d\n", val, cycles - spu.last_keyon_cycles);\r | |
231 | val &= ~regAreaGet(H_SPUon1);\r | |
232 | }\r | |
df5f713b | 233 | do_samples_if_needed(cycles, 0, 2);\r |
ef79bbde P |
234 | SoundOff(0,16,val);\r |
235 | break;\r | |
236 | //-------------------------------------------------//\r | |
237 | case H_SPUoff2:\r | |
fcb93a4f | 238 | if (cycles - spu.last_keyon_cycles < 786u) {\r |
239 | if (val & regAreaGet(H_SPUon1))\r | |
240 | log_unhandled("koff2 %04x %d\n", val, cycles - spu.last_keyon_cycles);\r | |
241 | val &= ~regAreaGet(H_SPUon2);\r | |
242 | }\r | |
df5f713b | 243 | do_samples_if_needed(cycles, 0, 2);\r |
ef79bbde P |
244 | SoundOff(16,24,val);\r |
245 | break;\r | |
246 | //-------------------------------------------------//\r | |
247 | case H_CDLeft:\r | |
7d6997de | 248 | spu.iLeftXAVol=(int16_t)val;\r |
60073003 | 249 | //if(spu.cddavCallback) spu.cddavCallback(0,(int16_t)val);\r |
ef79bbde P |
250 | break;\r |
251 | case H_CDRight:\r | |
7d6997de | 252 | spu.iRightXAVol=(int16_t)val;\r |
60073003 | 253 | //if(spu.cddavCallback) spu.cddavCallback(1,(int16_t)val);\r |
ef79bbde P |
254 | break;\r |
255 | //-------------------------------------------------//\r | |
256 | case H_FMod1:\r | |
257 | FModOn(0,16,val);\r | |
258 | break;\r | |
259 | //-------------------------------------------------//\r | |
260 | case H_FMod2:\r | |
261 | FModOn(16,24,val);\r | |
262 | break;\r | |
263 | //-------------------------------------------------//\r | |
264 | case H_Noise1:\r | |
265 | NoiseOn(0,16,val);\r | |
266 | break;\r | |
267 | //-------------------------------------------------//\r | |
268 | case H_Noise2:\r | |
269 | NoiseOn(16,24,val);\r | |
270 | break;\r | |
271 | //-------------------------------------------------//\r | |
272 | case H_RVBon1:\r | |
273 | ReverbOn(0,16,val);\r | |
274 | break;\r | |
275 | //-------------------------------------------------//\r | |
276 | case H_RVBon2:\r | |
277 | ReverbOn(16,24,val);\r | |
278 | break;\r | |
279 | //-------------------------------------------------//\r | |
7b2c4897 | 280 | case H_Reverb+0 : goto rvbd;\r |
281 | case H_Reverb+2 : goto rvbd;\r | |
282 | case H_Reverb+4 : spu.rvb->IIR_ALPHA=(short)val; break;\r | |
283 | case H_Reverb+6 : spu.rvb->ACC_COEF_A=(short)val; break;\r | |
284 | case H_Reverb+8 : spu.rvb->ACC_COEF_B=(short)val; break;\r | |
285 | case H_Reverb+10 : spu.rvb->ACC_COEF_C=(short)val; break;\r | |
286 | case H_Reverb+12 : spu.rvb->ACC_COEF_D=(short)val; break;\r | |
287 | case H_Reverb+14 : spu.rvb->IIR_COEF=(short)val; break;\r | |
288 | case H_Reverb+16 : spu.rvb->FB_ALPHA=(short)val; break;\r | |
289 | case H_Reverb+18 : spu.rvb->FB_X=(short)val; break;\r | |
290 | case H_Reverb+20 : goto rvbd;\r | |
291 | case H_Reverb+22 : goto rvbd;\r | |
292 | case H_Reverb+24 : goto rvbd;\r | |
293 | case H_Reverb+26 : goto rvbd;\r | |
294 | case H_Reverb+28 : goto rvbd;\r | |
295 | case H_Reverb+30 : goto rvbd;\r | |
296 | case H_Reverb+32 : goto rvbd;\r | |
297 | case H_Reverb+34 : goto rvbd;\r | |
298 | case H_Reverb+36 : goto rvbd;\r | |
299 | case H_Reverb+38 : goto rvbd;\r | |
300 | case H_Reverb+40 : goto rvbd;\r | |
301 | case H_Reverb+42 : goto rvbd;\r | |
302 | case H_Reverb+44 : goto rvbd;\r | |
303 | case H_Reverb+46 : goto rvbd;\r | |
304 | case H_Reverb+48 : goto rvbd;\r | |
305 | case H_Reverb+50 : goto rvbd;\r | |
306 | case H_Reverb+52 : goto rvbd;\r | |
307 | case H_Reverb+54 : goto rvbd;\r | |
308 | case H_Reverb+56 : goto rvbd;\r | |
309 | case H_Reverb+58 : goto rvbd;\r | |
310 | case H_Reverb+60 : spu.rvb->IN_COEF_L=(short)val; break;\r | |
311 | case H_Reverb+62 : spu.rvb->IN_COEF_R=(short)val; break;\r | |
ef79bbde | 312 | }\r |
650adfd2 | 313 | return;\r |
314 | \r | |
315 | upd_irq:\r | |
3154bfab | 316 | if (spu.spuCtrl & CTRL_IRQ)\r |
650adfd2 | 317 | schedule_next_irq();\r |
318 | return;\r | |
ef79bbde | 319 | \r |
650adfd2 | 320 | rvbd:\r |
05c7cec7 | 321 | spu.rvb->dirty = 1; // recalculate on next update\r |
ef79bbde P |
322 | }\r |
323 | \r | |
324 | ////////////////////////////////////////////////////////////////////////\r | |
325 | // READ REGISTER: called by main emu\r | |
326 | ////////////////////////////////////////////////////////////////////////\r | |
327 | \r | |
6183ddf9 | 328 | unsigned short CALLBACK SPUreadRegister(unsigned long reg, unsigned int cycles)\r |
ef79bbde | 329 | {\r |
3fc2a418 | 330 | const unsigned long r = reg & 0xffe;\r |
ef79bbde | 331 | \r |
ef79bbde P |
332 | if(r>=0x0c00 && r<0x0d80)\r |
333 | {\r | |
334 | switch(r&0x0f)\r | |
335 | {\r | |
336 | case 12: // get adsr vol\r | |
337 | {\r | |
6183ddf9 | 338 | // this used to return 1 immediately after keyon to deal with\r |
339 | // some poor timing, but that causes Rayman 2 to lose track of\r | |
340 | // it's channels on busy scenes and start looping some of them forever\r | |
341 | const int ch = (r>>4) - 0xc0;\r | |
342 | if (spu.s_chan[ch].bStarting)\r | |
343 | do_samples_if_needed(cycles, 0, 2);\r | |
344 | return (unsigned short)(spu.s_chan[ch].ADSRX.EnvelopeVol >> 16);\r | |
ef79bbde P |
345 | }\r |
346 | \r | |
347 | case 14: // get loop address\r | |
348 | {\r | |
349 | const int ch=(r>>4)-0xc0;\r | |
5514a050 | 350 | return (unsigned short)((spu.s_chan[ch].pLoop-spu.spuMemC)>>3);\r |
ef79bbde P |
351 | }\r |
352 | }\r | |
353 | }\r | |
3fc2a418 | 354 | else if (0x0e00 <= r && r < 0x0e60)\r |
355 | {\r | |
356 | int ch = (r >> 2) & 0x1f;\r | |
357 | int v = spu.s_chan[ch].iVolume[(r >> 1) & 1] << 1;\r | |
358 | log_unhandled("c%02d r %cvol %04x\n", ch, (r & 2) ? 'r' : 'l', v);\r | |
359 | return v;\r | |
360 | }\r | |
ef79bbde P |
361 | \r |
362 | switch(r)\r | |
363 | {\r | |
364 | case H_SPUctrl:\r | |
3154bfab | 365 | return spu.spuCtrl;\r |
ef79bbde P |
366 | \r |
367 | case H_SPUstat:\r | |
acc08532 | 368 | return (spu.spuStat & ~0x3F) | (spu.spuCtrl & 0x3F);\r |
ef79bbde P |
369 | \r |
370 | case H_SPUaddr:\r | |
3154bfab | 371 | return (unsigned short)(spu.spuAddr>>3);\r |
ef79bbde | 372 | \r |
56e500f3 | 373 | // this reportedly doesn't work on real hw\r |
ef79bbde P |
374 | case H_SPUdata:\r |
375 | {\r | |
b71a957f | 376 | unsigned short s = LE16TOH(*(unsigned short *)(spu.spuMemC + spu.spuAddr));\r |
5514a050 | 377 | spu.spuAddr += 2;\r |
378 | spu.spuAddr &= 0x7fffe;\r | |
56e500f3 | 379 | //check_irq_io(spu.spuAddr);\r |
ef79bbde P |
380 | return s;\r |
381 | }\r | |
382 | \r | |
ef79bbde P |
383 | //case H_SPUIsOn1:\r |
384 | // return IsSoundOn(0,16);\r | |
385 | \r | |
386 | //case H_SPUIsOn2:\r | |
387 | // return IsSoundOn(16,24);\r | |
388 | \r | |
7df2c03c | 389 | case H_SPUMute1:\r |
390 | case H_SPUMute2:\r | |
391 | log_unhandled("r isOn: %08lx\n", reg);\r | |
392 | break;\r | |
380cbc61 | 393 | \r |
394 | case 0x0dac:\r | |
395 | case H_SPUirqAddr:\r | |
396 | case H_CDLeft:\r | |
397 | case H_CDRight:\r | |
398 | case H_ExtLeft:\r | |
399 | case H_ExtRight:\r | |
400 | break;\r | |
401 | \r | |
402 | default:\r | |
403 | if (r >= 0xda0)\r | |
404 | log_unhandled("spu r %08lx\n", reg);\r | |
405 | break;\r | |
ef79bbde P |
406 | }\r |
407 | \r | |
3154bfab | 408 | return spu.regArea[(r-0xc00)>>1];\r |
ef79bbde P |
409 | }\r |
410 | \r | |
411 | ////////////////////////////////////////////////////////////////////////\r | |
412 | // SOUND ON register write\r | |
413 | ////////////////////////////////////////////////////////////////////////\r | |
414 | \r | |
7e44d49d | 415 | static void SoundOn(int start,int end,unsigned short val)\r |
ef79bbde P |
416 | {\r |
417 | int ch;\r | |
418 | \r | |
419 | for(ch=start;ch<end;ch++,val>>=1) // loop channels\r | |
420 | {\r | |
a0d4a8f5 | 421 | if((val&1) && regAreaGetCh(ch, 6)) // mmm... start has to be set before key on !?!\r |
ef79bbde | 422 | {\r |
9601ca6d | 423 | spu.s_chan[ch].bIgnoreLoop = 0;\r |
6183ddf9 | 424 | spu.s_chan[ch].bStarting = 1;\r |
3154bfab | 425 | spu.dwNewChannel|=(1<<ch);\r |
ef79bbde P |
426 | }\r |
427 | }\r | |
428 | }\r | |
429 | \r | |
430 | ////////////////////////////////////////////////////////////////////////\r | |
431 | // SOUND OFF register write\r | |
432 | ////////////////////////////////////////////////////////////////////////\r | |
433 | \r | |
7e44d49d | 434 | static void SoundOff(int start,int end,unsigned short val)\r |
ef79bbde P |
435 | {\r |
436 | int ch;\r | |
fcb93a4f | 437 | for (ch = start; val && ch < end; ch++, val >>= 1) // loop channels\r |
ef79bbde | 438 | {\r |
9ad8abfa | 439 | if(val&1)\r |
ef79bbde | 440 | {\r |
5514a050 | 441 | spu.s_chan[ch].ADSRX.State = ADSR_RELEASE;\r |
b00afb77 | 442 | \r |
443 | // Jungle Book - Rhythm 'n Groove\r | |
444 | // - turns off buzzing sound (loop hangs)\r | |
3154bfab | 445 | spu.dwNewChannel &= ~(1<<ch);\r |
ef79bbde P |
446 | } \r |
447 | }\r | |
448 | }\r | |
449 | \r | |
450 | ////////////////////////////////////////////////////////////////////////\r | |
451 | // FMOD register write\r | |
452 | ////////////////////////////////////////////////////////////////////////\r | |
453 | \r | |
7e44d49d | 454 | static void FModOn(int start,int end,unsigned short val)\r |
ef79bbde P |
455 | {\r |
456 | int ch;\r | |
457 | \r | |
458 | for(ch=start;ch<end;ch++,val>>=1) // loop channels\r | |
459 | {\r | |
460 | if(val&1) // -> fmod on/off\r | |
461 | {\r | |
462 | if(ch>0) \r | |
463 | {\r | |
5514a050 | 464 | spu.s_chan[ch].bFMod=1; // --> sound channel\r |
465 | spu.s_chan[ch-1].bFMod=2; // --> freq channel\r | |
ef79bbde P |
466 | }\r |
467 | }\r | |
468 | else\r | |
469 | {\r | |
5514a050 | 470 | spu.s_chan[ch].bFMod=0; // --> turn off fmod\r |
471 | if(ch>0&&spu.s_chan[ch-1].bFMod==2)\r | |
472 | spu.s_chan[ch-1].bFMod=0;\r | |
ef79bbde P |
473 | }\r |
474 | }\r | |
475 | }\r | |
476 | \r | |
477 | ////////////////////////////////////////////////////////////////////////\r | |
478 | // NOISE register write\r | |
479 | ////////////////////////////////////////////////////////////////////////\r | |
480 | \r | |
7e44d49d | 481 | static void NoiseOn(int start,int end,unsigned short val)\r |
ef79bbde P |
482 | {\r |
483 | int ch;\r | |
484 | \r | |
485 | for(ch=start;ch<end;ch++,val>>=1) // loop channels\r | |
486 | {\r | |
5514a050 | 487 | spu.s_chan[ch].bNoise=val&1; // -> noise on/off\r |
ef79bbde P |
488 | }\r |
489 | }\r | |
490 | \r | |
491 | ////////////////////////////////////////////////////////////////////////\r | |
492 | // LEFT VOLUME register write\r | |
493 | ////////////////////////////////////////////////////////////////////////\r | |
494 | \r | |
495 | // please note: sweep and phase invert are wrong... but I've never seen\r | |
496 | // them used\r | |
497 | \r | |
7e44d49d | 498 | static void SetVolumeL(unsigned char ch,short vol) // LEFT VOLUME\r |
ef79bbde | 499 | {\r |
ef79bbde P |
500 | if(vol&0x8000) // sweep?\r |
501 | {\r | |
502 | short sInc=1; // -> sweep up?\r | |
7df2c03c | 503 | log_unhandled("ch%d sweepl %04x\n", ch, vol);\r |
ef79bbde P |
504 | if(vol&0x2000) sInc=-1; // -> or down?\r |
505 | if(vol&0x1000) vol^=0xffff; // -> mmm... phase inverted? have to investigate this\r | |
506 | vol=((vol&0x7f)+1)/2; // -> sweep: 0..127 -> 0..64\r | |
507 | vol+=vol/(2*sInc); // -> HACK: we don't sweep right now, so we just raise/lower the volume by the half!\r | |
508 | vol*=128;\r | |
509 | }\r | |
510 | else // no sweep:\r | |
511 | {\r | |
512 | if(vol&0x4000) // -> mmm... phase inverted? have to investigate this\r | |
513 | //vol^=0xffff;\r | |
514 | vol=0x3fff-(vol&0x3fff);\r | |
515 | }\r | |
516 | \r | |
517 | vol&=0x3fff;\r | |
5514a050 | 518 | spu.s_chan[ch].iLeftVolume=vol; // store volume\r |
3fc2a418 | 519 | //spu.regArea[(0xe00-0xc00)/2 + ch*2 + 0] = vol << 1;\r |
ef79bbde P |
520 | }\r |
521 | \r | |
522 | ////////////////////////////////////////////////////////////////////////\r | |
523 | // RIGHT VOLUME register write\r | |
524 | ////////////////////////////////////////////////////////////////////////\r | |
525 | \r | |
7e44d49d | 526 | static void SetVolumeR(unsigned char ch,short vol) // RIGHT VOLUME\r |
ef79bbde | 527 | {\r |
ef79bbde P |
528 | if(vol&0x8000) // comments... see above :)\r |
529 | {\r | |
530 | short sInc=1;\r | |
7df2c03c | 531 | log_unhandled("ch%d sweepr %04x\n", ch, vol);\r |
ef79bbde P |
532 | if(vol&0x2000) sInc=-1;\r |
533 | if(vol&0x1000) vol^=0xffff;\r | |
534 | vol=((vol&0x7f)+1)/2; \r | |
535 | vol+=vol/(2*sInc);\r | |
536 | vol*=128;\r | |
537 | }\r | |
538 | else \r | |
539 | {\r | |
540 | if(vol&0x4000) //vol=vol^=0xffff;\r | |
541 | vol=0x3fff-(vol&0x3fff);\r | |
542 | }\r | |
543 | \r | |
544 | vol&=0x3fff;\r | |
545 | \r | |
5514a050 | 546 | spu.s_chan[ch].iRightVolume=vol;\r |
3fc2a418 | 547 | //spu.regArea[(0xe00-0xc00)/2 + ch*2 + 1] = vol << 1;\r |
ef79bbde P |
548 | }\r |
549 | \r | |
550 | ////////////////////////////////////////////////////////////////////////\r | |
551 | // PITCH register write\r | |
552 | ////////////////////////////////////////////////////////////////////////\r | |
553 | \r | |
7e44d49d | 554 | static void SetPitch(int ch,unsigned short val) // SET PITCH\r |
ef79bbde P |
555 | {\r |
556 | int NP;\r | |
557 | if(val>0x3fff) NP=0x3fff; // get pitch val\r | |
558 | else NP=val;\r | |
559 | \r | |
4f9efe54 | 560 | spu.s_chan[ch].iRawPitch = NP;\r |
561 | spu.s_chan[ch].sinc = NP << 4;\r | |
562 | spu.s_chan[ch].sinc_inv = 0;\r | |
df68316d | 563 | \r |
564 | // don't mess spu.dwChannelsAudible as adsr runs independently\r | |
ef79bbde P |
565 | }\r |
566 | \r | |
567 | ////////////////////////////////////////////////////////////////////////\r | |
568 | // REVERB register write\r | |
569 | ////////////////////////////////////////////////////////////////////////\r | |
570 | \r | |
7e44d49d | 571 | static void ReverbOn(int start,int end,unsigned short val)\r |
ef79bbde P |
572 | {\r |
573 | int ch;\r | |
574 | \r | |
575 | for(ch=start;ch<end;ch++,val>>=1) // loop channels\r | |
576 | {\r | |
5514a050 | 577 | spu.s_chan[ch].bReverb=val&1; // -> reverb on/off\r |
ef79bbde P |
578 | }\r |
579 | }\r | |
fcb93a4f | 580 | \r |
581 | // vim:shiftwidth=1:expandtab\r |