908e426c |
1 | #ifndef __P_SPU_C64X_H__ |
2 | #define __P_SPU_C64X_H__ |
3 | |
de4a0279 |
4 | #define COMPONENT_NAME "pcsxr_spu" |
5 | |
6 | enum { |
7 | CCMD_INIT = 0x101, |
8 | CCMD_DOIT = 0x102, |
9 | }; |
5514a050 |
10 | |
11 | struct region_mem { |
12 | unsigned char spu_ram[512 * 1024]; |
de4a0279 |
13 | int SB[SB_SIZE * 24]; |
14 | // careful not to lose ARM writes by DSP overwriting |
15 | // with old data when it's writing out neighbor cachelines |
3bd31caf |
16 | int _pad1[128/4 - ((SB_SIZE * 24) & (128/4 - 1))]; |
05c7cec7 |
17 | struct spu_in { |
18 | // these are not to be modified by DSP |
19 | SPUCHAN s_chan[24 + 1]; |
20 | REVERBInfo rvb; |
0c1151fe |
21 | SPUConfig spu_config; |
05c7cec7 |
22 | } in; |
23 | int _pad2[128/4 - ((sizeof(struct spu_in) / 4) & (128/4 - 1))]; |
5514a050 |
24 | struct spu_worker worker; |
de4a0279 |
25 | // init/debug |
26 | int sizeof_region_mem; |
27 | int offsetof_s_chan1; |
3bd31caf |
28 | int offsetof_spos_3_20; |
5514a050 |
29 | }; |
30 | |
3bd31caf |
31 | #define ACTIVE_CNT 3 |
908e426c |
32 | |
33 | #endif /* __P_SPU_C64X_H__ */ |