Commit | Line | Data |
---|---|---|
56f08d83 | 1 | /* |
2 | * (C) GraÅžvydas "notaz" Ignotas, 2011 | |
3 | * | |
4 | * This work is licensed under the terms of any of these licenses | |
5 | * (at your option): | |
6 | * - GNU GPL, version 2 or later. | |
7 | * - GNU LGPL, version 2.1 or later. | |
8 | * See the COPYING file in the top-level directory. | |
9 | */ | |
10 | ||
908e426c | 11 | #ifndef __GPULIB_GPU_H__ |
12 | #define __GPULIB_GPU_H__ | |
13 | ||
56f08d83 | 14 | #include <stdint.h> |
15 | ||
6f2ee2be | 16 | #ifdef __cplusplus |
17 | extern "C" { | |
18 | #endif | |
19 | ||
56f08d83 | 20 | #define CMD_BUFFER_LEN 1024 |
21 | ||
61124a6d PC |
22 | #define BIT(x) (1 << (x)) |
23 | ||
24 | #define PSX_GPU_STATUS_DHEIGHT BIT(19) | |
25 | #define PSX_GPU_STATUS_RGB24 BIT(21) | |
26 | #define PSX_GPU_STATUS_INTERLACE BIT(22) | |
27 | #define PSX_GPU_STATUS_BLANKING BIT(23) | |
28 | #define PSX_GPU_STATUS_IMG BIT(27) | |
29 | #define PSX_GPU_STATUS_DMA(x) ((x) << 29) | |
30 | #define PSX_GPU_STATUS_DMA_MASK (BIT(29) | BIT(30)) | |
31 | ||
56f08d83 | 32 | struct psx_gpu { |
56f08d83 | 33 | uint32_t cmd_buffer[CMD_BUFFER_LEN]; |
34 | uint32_t regs[16]; | |
9ee0fd5b | 35 | uint16_t *vram; |
61124a6d | 36 | uint32_t status; |
6e9bdaef | 37 | uint32_t gp0; |
38 | uint32_t ex_regs[8]; | |
56f08d83 | 39 | struct { |
8dd855cd | 40 | int hres, vres; |
56f08d83 | 41 | int x, y, w, h; |
8dd855cd | 42 | int x1, x2; |
56f08d83 | 43 | int y1, y2; |
44 | } screen; | |
45 | struct { | |
46 | int x, y, w, h; | |
05740673 | 47 | short int offset, is_read; |
48 | } dma, dma_start; | |
56f08d83 | 49 | int cmd_len; |
56f08d83 | 50 | uint32_t zero; |
fc84f618 | 51 | struct { |
52 | uint32_t fb_dirty:1; | |
5440b88e | 53 | uint32_t old_interlace:1; |
54 | uint32_t allow_interlace:2; | |
aafcb4dd | 55 | uint32_t blanked:1; |
0b02eb77 | 56 | uint32_t enhancement_enable:1; |
57 | uint32_t enhancement_active:1; | |
43047988 JW |
58 | uint32_t downscale_enable:1; |
59 | uint32_t downscale_active:1; | |
3ece2f0c | 60 | uint32_t *frame_count; |
61 | uint32_t *hcnt; /* hsync count */ | |
deb18d24 | 62 | struct { |
63 | uint32_t addr; | |
1c72b1c2 | 64 | uint32_t cycles; |
deb18d24 | 65 | uint32_t frame; |
66 | uint32_t hcnt; | |
67 | } last_list; | |
5440b88e | 68 | uint32_t last_vram_read_frame; |
fc84f618 | 69 | } state; |
70 | struct { | |
9fe27e25 | 71 | int32_t set:3; /* -1 auto, 0 off, 1-3 fixed */ |
72 | int32_t cnt:3; /* amount skipped in a row */ | |
fc84f618 | 73 | uint32_t active:1; |
fb4c6fba | 74 | uint32_t allow:1; |
fc84f618 | 75 | uint32_t frame_ready:1; |
76 | const int *advice; | |
5eaa13f1 A |
77 | const int *force; |
78 | int *dirty; | |
fb4c6fba | 79 | uint32_t last_flip_frame; |
fbb4bfff | 80 | uint32_t pending_fill[3]; |
fc84f618 | 81 | } frameskip; |
c765eb86 | 82 | uint32_t scratch_ex_regs[8]; // for threaded rendering |
5c1cbedc | 83 | int useDithering:1; /* 0 - off , 1 - on */ |
a8be0deb | 84 | uint16_t *(*get_enhancement_bufer) |
fa56d360 | 85 | (int *x, int *y, int *w, int *h, int *vram_h); |
43047988 JW |
86 | uint16_t *(*get_downscale_buffer) |
87 | (int *x, int *y, int *w, int *h, int *vram_h); | |
9ee0fd5b | 88 | void *(*mmap)(unsigned int size); |
89 | void (*munmap)(void *ptr, unsigned int size); | |
56f08d83 | 90 | }; |
91 | ||
92 | extern struct psx_gpu gpu; | |
93 | ||
94 | extern const unsigned char cmd_lengths[256]; | |
95 | ||
b243416b | 96 | int do_cmd_list(uint32_t *list, int count, int *last_cmd); |
56f08d83 | 97 | |
914455e6 | 98 | struct rearmed_cbs; |
99 | ||
9394ada5 | 100 | int renderer_init(void); |
e929dec5 | 101 | void renderer_finish(void); |
5b745e5b | 102 | void renderer_sync_ecmds(uint32_t * ecmds); |
05740673 | 103 | void renderer_update_caches(int x, int y, int w, int h); |
9394ada5 | 104 | void renderer_flush_queues(void); |
5440b88e | 105 | void renderer_set_interlace(int enable, int is_odd); |
914455e6 | 106 | void renderer_set_config(const struct rearmed_cbs *config); |
e929dec5 | 107 | void renderer_notify_res_change(void); |
c765eb86 JW |
108 | void renderer_notify_update_lace(int updated); |
109 | void renderer_sync(void); | |
9394ada5 | 110 | |
5440b88e | 111 | int vout_init(void); |
112 | int vout_finish(void); | |
113 | void vout_update(void); | |
aafcb4dd | 114 | void vout_blank(void); |
5440b88e | 115 | void vout_set_config(const struct rearmed_cbs *config); |
6f2ee2be | 116 | |
096ec49b | 117 | /* listing these here for correct linkage if rasterizer uses c++ */ |
118 | struct GPUFreeze; | |
096ec49b | 119 | |
120 | long GPUinit(void); | |
121 | long GPUshutdown(void); | |
122 | void GPUwriteDataMem(uint32_t *mem, int count); | |
123 | long GPUdmaChain(uint32_t *rambase, uint32_t addr); | |
124 | void GPUwriteData(uint32_t data); | |
125 | void GPUreadDataMem(uint32_t *mem, int count); | |
126 | uint32_t GPUreadData(void); | |
127 | uint32_t GPUreadStatus(void); | |
128 | void GPUwriteStatus(uint32_t data); | |
129 | long GPUfreeze(uint32_t type, struct GPUFreeze *freeze); | |
130 | void GPUupdateLace(void); | |
131 | long GPUopen(void **dpy); | |
132 | long GPUclose(void); | |
72e5023f | 133 | void GPUvBlank(int is_vblank, int lcf); |
096ec49b | 134 | void GPUrearmedCallbacks(const struct rearmed_cbs *cbs_); |
135 | ||
6f2ee2be | 136 | #ifdef __cplusplus |
137 | } | |
138 | #endif | |
908e426c | 139 | |
140 | #endif /* __GPULIB_GPU_H__ */ |