notaz.gp2x.de / picodrive.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
platform ps2, handle audio similar to psp
[picodrive.git] / pico / carthw / carthw.c
... / ...
CommitLineData
1/*
2 * Support for a few cart mappers and some protection.
3 * (C) notaz, 2008-2011
4 * (C) irixxxx, 2021-2022
5 *
6 * This work is licensed under the terms of MAME license.
7 * See COPYING file in the top-level directory.
8 */
9
10#include "../pico_int.h"
11#include "../memory.h"
12#include "eeprom_spi.h"
13
14
15static int have_bank(u32 base)
16{
17 // the loader allocs in 512K quantities
18 if (base >= Pico.romsize) {
19 elprintf(EL_ANOMALY|EL_STATUS, "carthw: missing bank @ %06x", base);
20 return 0;
21 }
22 return 1;
23}
24
25/* standard/ssf2 mapper */
26int carthw_ssf2_active;
27unsigned char carthw_ssf2_banks[8];
28
29static carthw_state_chunk carthw_ssf2_state[] =
30{
31 { CHUNK_CARTHW, sizeof(carthw_ssf2_banks), &carthw_ssf2_banks },
32 { 0, 0, NULL }
33};
34
35void carthw_ssf2_write8(u32 a, u32 d)
36{
37 u32 target, base;
38
39 if ((a & ~0x0e) != 0xa130f1 || a == 0xa130f1) {
40 PicoWrite8_io(a, d);
41 return;
42 }
43
44 a &= 0x0e;
45 if (a == 0)
46 return;
47 if (carthw_ssf2_banks[a >> 1] == d)
48 return;
49
50 base = d << 19;
51 target = a << 18;
52 if (!have_bank(base))
53 return;
54 carthw_ssf2_banks[a >> 1] = d;
55
56 cpu68k_map_set(m68k_read8_map, target, target + 0x80000 - 1, Pico.rom + base, 0);
57 cpu68k_map_set(m68k_read16_map, target, target + 0x80000 - 1, Pico.rom + base, 0);
58}
59
60void carthw_ssf2_write16(u32 a, u32 d)
61{
62 PicoWrite16_io(a, d);
63 if ((a & ~0x0f) == 0xa130f0)
64 carthw_ssf2_write8(a + 1, d);
65}
66
67static void carthw_ssf2_mem_setup(void)
68{
69 cpu68k_map_set(m68k_write8_map, 0xa10000, 0xa1ffff, carthw_ssf2_write8, 1);
70 cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, carthw_ssf2_write16, 1);
71}
72
73static void carthw_ssf2_statef(void)
74{
75 int i, reg;
76 for (i = 1; i < 8; i++) {
77 reg = carthw_ssf2_banks[i];
78 carthw_ssf2_banks[i] = i;
79 carthw_ssf2_write8(0xa130f1 | (i << 1), reg);
80 }
81}
82
83static void carthw_ssf2_unload(void)
84{
85 memset(carthw_ssf2_banks, 0, sizeof(carthw_ssf2_banks));
86 carthw_ssf2_active = 0;
87}
88
89void carthw_ssf2_startup(void)
90{
91 int i;
92
93 elprintf(EL_STATUS, "SSF2 mapper startup");
94
95 // default map
96 for (i = 0; i < 8; i++)
97 carthw_ssf2_banks[i] = i;
98
99 PicoCartMemSetup = carthw_ssf2_mem_setup;
100 PicoLoadStateHook = carthw_ssf2_statef;
101 PicoCartUnloadHook = carthw_ssf2_unload;
102 carthw_chunks = carthw_ssf2_state;
103 carthw_ssf2_active = 1;
104}
105
106
107/* Common *-in-1 pirate mapper.
108 * Switches banks based on addr lines when /TIME is set.
109 * TODO: verify
110 */
111static unsigned int carthw_Xin1_baddr = 0;
112
113static void carthw_Xin1_do(u32 a, int mask, int shift)
114{
115 int len;
116
117 carthw_Xin1_baddr = a;
118 a &= mask;
119 a <<= shift;
120 len = Pico.romsize - a;
121 if (len <= 0) {
122 elprintf(EL_ANOMALY|EL_STATUS, "X-in-1: missing bank @ %06x", a);
123 return;
124 }
125
126 len = (len + M68K_BANK_MASK) & ~M68K_BANK_MASK;
127 cpu68k_map_set(m68k_read8_map, 0x000000, len - 1, Pico.rom + a, 0);
128 cpu68k_map_set(m68k_read16_map, 0x000000, len - 1, Pico.rom + a, 0);
129}
130
131static carthw_state_chunk carthw_Xin1_state[] =
132{
133 { CHUNK_CARTHW, sizeof(carthw_Xin1_baddr), &carthw_Xin1_baddr },
134 { 0, 0, NULL }
135};
136
137// TODO: reads should also work, but then we need to handle open bus
138static void carthw_Xin1_write8(u32 a, u32 d)
139{
140 if ((a & 0xffff00) != 0xa13000) {
141 PicoWrite8_io(a, d);
142 return;
143 }
144
145 carthw_Xin1_do(a, 0x3e, 16);
146}
147
148static void carthw_Xin1_write16(u32 a, u32 d)
149{
150 if ((a & 0xffff00) != 0xa13000) {
151 PicoWrite16_io(a, d);
152 return;
153 }
154
155 carthw_Xin1_write8(a + 1, d);
156}
157
158static void carthw_Xin1_mem_setup(void)
159{
160 cpu68k_map_set(m68k_write8_map, 0xa10000, 0xa1ffff, carthw_Xin1_write8, 1);
161 cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, carthw_Xin1_write16, 1);
162}
163
164static void carthw_Xin1_reset(void)
165{
166 carthw_Xin1_write8(0xa13000, 0);
167}
168
169static void carthw_Xin1_statef(void)
170{
171 carthw_Xin1_write8(carthw_Xin1_baddr, 0);
172}
173
174void carthw_Xin1_startup(void)
175{
176 elprintf(EL_STATUS, "X-in-1 mapper startup");
177
178 PicoCartMemSetup = carthw_Xin1_mem_setup;
179 PicoResetHook = carthw_Xin1_reset;
180 PicoLoadStateHook = carthw_Xin1_statef;
181 carthw_chunks = carthw_Xin1_state;
182}
183
184
185/* Realtec, based on TascoDLX doc
186 * http://www.sharemation.com/TascoDLX/REALTEC%20Cart%20Mapper%20-%20description%20v1.txt
187 */
188static int realtec_bank = 0x80000000, realtec_size = 0x80000000;
189
190static void carthw_realtec_write8(u32 a, u32 d)
191{
192 int i, bank_old = realtec_bank, size_old = realtec_size;
193
194 if (a == 0x400000)
195 {
196 realtec_bank &= 0x0e0000;
197 realtec_bank |= 0x300000 & (d << 19);
198 if (realtec_bank != bank_old)
199 elprintf(EL_ANOMALY, "write [%06x] %02x @ %06x", a, d, SekPc);
200 }
201 else if (a == 0x402000)
202 {
203 realtec_size = (d << 17) & 0x3e0000;
204 if (realtec_size != size_old)
205 elprintf(EL_ANOMALY, "write [%06x] %02x @ %06x", a, d, SekPc);
206 }
207 else if (a == 0x404000)
208 {
209 realtec_bank &= 0x300000;
210 realtec_bank |= 0x0e0000 & (d << 17);
211 if (realtec_bank != bank_old)
212 elprintf(EL_ANOMALY, "write [%06x] %02x @ %06x", a, d, SekPc);
213 }
214 else
215 elprintf(EL_ANOMALY, "realtec: unexpected write [%06x] %02x @ %06x", a, d, SekPc);
216
217 if (realtec_bank >= 0 && realtec_size >= 0 &&
218 (realtec_bank != bank_old || realtec_size != size_old))
219 {
220 elprintf(EL_ANOMALY, "realtec: new bank %06x, size %06x", realtec_bank, realtec_size, SekPc);
221 if (realtec_size > Pico.romsize - realtec_bank)
222 {
223 elprintf(EL_ANOMALY, "realtec: bank too large / out of range?");
224 return;
225 }
226
227 for (i = 0; i < 0x400000; i += realtec_size) {
228 cpu68k_map_set(m68k_read8_map, i, realtec_size - 1, Pico.rom + realtec_bank, 0);
229 cpu68k_map_set(m68k_read16_map, i, realtec_size - 1, Pico.rom + realtec_bank, 0);
230 }
231 }
232}
233
234static void carthw_realtec_reset(void)
235{
236 int i;
237
238 /* map boot code */
239 for (i = 0; i < 0x400000; i += M68K_BANK_SIZE) {
240 cpu68k_map_set(m68k_read8_map, i, i + M68K_BANK_SIZE - 1, Pico.rom + Pico.romsize, 0);
241 cpu68k_map_set(m68k_read16_map, i, i + M68K_BANK_SIZE - 1, Pico.rom + Pico.romsize, 0);
242 }
243 cpu68k_map_set(m68k_write8_map, 0x400000, 0x400000 + M68K_BANK_SIZE - 1, carthw_realtec_write8, 1);
244 realtec_bank = realtec_size = 0x80000000;
245}
246
247void carthw_realtec_startup(void)
248{
249 int i;
250
251 elprintf(EL_STATUS, "Realtec mapper startup");
252
253 // allocate additional bank for boot code
254 // (we know those ROMs have aligned size)
255 i = PicoCartResize(Pico.romsize + M68K_BANK_SIZE);
256 if (i != 0) {
257 elprintf(EL_STATUS, "OOM");
258 return;
259 }
260
261 // create bank for boot code
262 for (i = 0; i < M68K_BANK_SIZE; i += 0x2000)
263 memcpy(Pico.rom + Pico.romsize + i, Pico.rom + Pico.romsize - 0x2000, 0x2000);
264
265 PicoResetHook = carthw_realtec_reset;
266}
267
268/* Radica mapper, based on DevSter's info
269 * http://devster.monkeeh.com/sega/radica/
270 * XXX: mostly the same as X-in-1, merge?
271 */
272static u32 carthw_radica_read16(u32 a)
273{
274 if ((a & 0xffff00) != 0xa13000)
275 return PicoRead16_io(a);
276
277 carthw_Xin1_do(a, 0x7e, 15);
278
279 return 0;
280}
281
282static void carthw_radica_mem_setup(void)
283{
284 cpu68k_map_set(m68k_read16_map, 0xa10000, 0xa1ffff, carthw_radica_read16, 1);
285}
286
287static void carthw_radica_statef(void)
288{
289 carthw_radica_read16(carthw_Xin1_baddr);
290}
291
292static void carthw_radica_reset(void)
293{
294 carthw_radica_read16(0xa13000);
295}
296
297void carthw_radica_startup(void)
298{
299 elprintf(EL_STATUS, "Radica mapper startup");
300
301 PicoCartMemSetup = carthw_radica_mem_setup;
302 PicoResetHook = carthw_radica_reset;
303 PicoLoadStateHook = carthw_radica_statef;
304 carthw_chunks = carthw_Xin1_state;
305}
306
307
308/* Pier Solar. Based on my own research */
309static unsigned char pier_regs[8];
310static unsigned char pier_dump_prot;
311
312static carthw_state_chunk carthw_pier_state[] =
313{
314 { CHUNK_CARTHW, sizeof(pier_regs), pier_regs },
315 { CHUNK_CARTHW + 1, sizeof(pier_dump_prot), &pier_dump_prot },
316 { CHUNK_CARTHW + 2, 0, NULL }, // filled later
317 { 0, 0, NULL }
318};
319
320static void carthw_pier_write8(u32 a, u32 d)
321{
322 u32 a8, target, base;
323
324 if ((a & 0xffff00) != 0xa13000) {
325 PicoWrite8_io(a, d);
326 return;
327 }
328
329 a8 = a & 0x0f;
330 pier_regs[a8 / 2] = d;
331
332 elprintf(EL_UIO, "pier w8 [%06x] %02x @%06x", a, d & 0xffff, SekPc);
333 switch (a8) {
334 case 0x01:
335 break;
336 case 0x03:
337 if (!(pier_regs[0] & 2))
338 goto unmapped;
339 target = 0x280000;
340 base = d << 19;
341 goto do_map;
342 case 0x05:
343 if (!(pier_regs[0] & 2))
344 goto unmapped;
345 target = 0x300000;
346 base = d << 19;
347 goto do_map;
348 case 0x07:
349 if (!(pier_regs[0] & 2))
350 goto unmapped;
351 target = 0x380000;
352 base = d << 19;
353 goto do_map;
354 case 0x09:
355 Pico.sv.changed = 1;
356 eeprom_spi_write(d);
357 break;
358 case 0x0b:
359 // eeprom read
360 default:
361 unmapped:
362 //elprintf(EL_UIO, "pier w8 [%06x] %02x @%06x", a, d & 0xffff, SekPc);
363 elprintf(EL_STATUS, "-- unmapped w8 [%06x] %02x @%06x", a, d & 0xffff, SekPc);
364 break;
365 }
366 return;
367
368do_map:
369 if (!have_bank(base))
370 return;
371
372 cpu68k_map_set(m68k_read8_map, target, target + 0x80000 - 1, Pico.rom + base, 0);
373 cpu68k_map_set(m68k_read16_map, target, target + 0x80000 - 1, Pico.rom + base, 0);
374}
375
376static void carthw_pier_write16(u32 a, u32 d)
377{
378 if ((a & 0xffff00) != 0xa13000) {
379 PicoWrite16_io(a, d);
380 return;
381 }
382
383 elprintf(EL_UIO, "pier w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
384 carthw_pier_write8(a + 1, d);
385}
386
387static u32 carthw_pier_read8(u32 a)
388{
389 if ((a & 0xffff00) != 0xa13000)
390 return PicoRead8_io(a);
391
392 if (a == 0xa1300b)
393 return eeprom_spi_read(a);
394
395 elprintf(EL_UIO, "pier r8 [%06x] @%06x", a, SekPc);
396 return 0;
397}
398
399static void carthw_pier_statef(void);
400
401static u32 carthw_pier_prot_read8(u32 a)
402{
403 /* it takes more than just these reads here to disable ROM protection,
404 * but for game emulation purposes this is enough. */
405 if (pier_dump_prot > 0)
406 pier_dump_prot--;
407 if (pier_dump_prot == 0) {
408 carthw_pier_statef();
409 elprintf(EL_STATUS, "prot off on r8 @%06x", SekPc);
410 }
411 elprintf(EL_UIO, "pier r8 [%06x] @%06x", a, SekPc);
412
413 return Pico.rom[MEM_BE2(a & 0x7fff)];
414}
415
416static void carthw_pier_mem_setup(void)
417{
418 cpu68k_map_set(m68k_write8_map, 0xa10000, 0xa1ffff, carthw_pier_write8, 1);
419 cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, carthw_pier_write16, 1);
420 cpu68k_map_set(m68k_read8_map, 0xa10000, 0xa1ffff, carthw_pier_read8, 1);
421}
422
423static void carthw_pier_prot_mem_setup(int prot_enable)
424{
425 if (prot_enable) {
426 /* the dump protection.. */
427 int a;
428 for (a = 0x000000; a < 0x400000; a += M68K_BANK_SIZE) {
429 cpu68k_map_set(m68k_read8_map, a, a + 0xffff, Pico.rom + Pico.romsize, 0);
430 cpu68k_map_set(m68k_read16_map, a, a + 0xffff, Pico.rom + Pico.romsize, 0);
431 }
432 cpu68k_map_set(m68k_read8_map, M68K_BANK_SIZE, M68K_BANK_SIZE * 2 - 1,
433 carthw_pier_prot_read8, 1);
434 }
435 else {
436 cpu68k_map_set(m68k_read8_map, 0, 0x27ffff, Pico.rom, 0);
437 cpu68k_map_set(m68k_read16_map, 0, 0x27ffff, Pico.rom, 0);
438 }
439}
440
441static void carthw_pier_statef(void)
442{
443 carthw_pier_prot_mem_setup(pier_dump_prot);
444
445 if (!pier_dump_prot) {
446 /* setup all banks */
447 u32 r0 = pier_regs[0];
448 carthw_pier_write8(0xa13001, 3);
449 carthw_pier_write8(0xa13003, pier_regs[1]);
450 carthw_pier_write8(0xa13005, pier_regs[2]);
451 carthw_pier_write8(0xa13007, pier_regs[3]);
452 carthw_pier_write8(0xa13001, r0);
453 }
454}
455
456static void carthw_pier_reset(void)
457{
458 pier_regs[0] = 1;
459 pier_regs[1] = pier_regs[2] = pier_regs[3] = 0;
460 carthw_pier_statef();
461 eeprom_spi_init(NULL);
462}
463
464void carthw_pier_startup(void)
465{
466 void *eeprom_state;
467 int eeprom_size = 0;
468 int i;
469
470 elprintf(EL_STATUS, "Pier Solar mapper startup");
471
472 // mostly same as for realtec..
473 i = PicoCartResize(Pico.romsize + M68K_BANK_SIZE);
474 if (i != 0) {
475 elprintf(EL_STATUS, "OOM");
476 return;
477 }
478
479 pier_dump_prot = 3;
480
481 // create dump protection bank
482 for (i = 0; i < M68K_BANK_SIZE; i += 0x8000)
483 memcpy(Pico.rom + Pico.romsize + i, Pico.rom, 0x8000);
484
485 // save EEPROM
486 eeprom_state = eeprom_spi_init(&eeprom_size);
487 Pico.sv.flags = 0;
488 Pico.sv.size = 0x10000;
489 Pico.sv.data = calloc(1, Pico.sv.size);
490 if (!Pico.sv.data)
491 Pico.sv.size = 0;
492 carthw_pier_state[2].ptr = eeprom_state;
493 carthw_pier_state[2].size = eeprom_size;
494
495 PicoCartMemSetup = carthw_pier_mem_setup;
496 PicoResetHook = carthw_pier_reset;
497 PicoLoadStateHook = carthw_pier_statef;
498 carthw_chunks = carthw_pier_state;
499}
500
501/* superfighter mappers, see mame: mame/src/devices/bus/megadrive/rom.cpp */
502unsigned int carthw_sf00x_reg;
503
504static carthw_state_chunk carthw_sf00x_state[] =
505{
506 { CHUNK_CARTHW, sizeof(carthw_sf00x_reg), &carthw_sf00x_reg },
507 { 0, 0, NULL }
508};
509
510// SF-001
511
512// additionally map SRAM at 0x3c0000 for the newer version of sf001
513static u32 carthw_sf001_read8_sram(u32 a)
514{
515 return m68k_read8((a & 0xffff) + Pico.sv.start);
516}
517
518static u32 carthw_sf001_read16_sram(u32 a)
519{
520 return m68k_read16((a & 0xffff) + Pico.sv.start);
521}
522
523static void carthw_sf001_write8_sram(u32 a, u32 d)
524{
525 m68k_write8((a & 0xffff) + Pico.sv.start, d);
526}
527
528static void carthw_sf001_write16_sram(u32 a, u32 d)
529{
530 m68k_write16((a & 0xffff) + Pico.sv.start, d);
531}
532
533static void carthw_sf001_write8(u32 a, u32 d)
534{
535 if ((a & 0xf00) != 0xe00 || (carthw_sf00x_reg & 0x20)) // wrong addr / locked
536 return;
537
538 if (d & 0x80) {
539 // bank 0xe at addr 0x000000
540 cpu68k_map_set(m68k_read8_map, 0x000000, 0x040000-1, Pico.rom+0x380000, 0);
541 cpu68k_map_set(m68k_read16_map, 0x000000, 0x040000-1, Pico.rom+0x380000, 0);
542 // SRAM also at 0x3c0000 for newer mapper version
543 cpu68k_map_set(m68k_read8_map, 0x3c0000, 0x400000-1, carthw_sf001_read8_sram, 1);
544 cpu68k_map_set(m68k_read16_map, 0x3c0000, 0x400000-1, carthw_sf001_read16_sram, 1);
545 cpu68k_map_set(m68k_write8_map, 0x3c0000, 0x400000-1, carthw_sf001_write8_sram, 1);
546 cpu68k_map_set(m68k_write16_map,0x3c0000, 0x400000-1, carthw_sf001_write16_sram, 1);
547 } else {
548 // bank 0x0 at addr 0x000000
549 cpu68k_map_set(m68k_read8_map, 0x000000, 0x040000-1, Pico.rom, 0);
550 cpu68k_map_set(m68k_read16_map, 0x000000, 0x040000-1, Pico.rom, 0);
551 // SRAM off, bank 0xf at addr 0x3c0000
552 cpu68k_map_set(m68k_read8_map, 0x3c0000, 0x400000-1, Pico.rom+0x3c0000, 0);
553 cpu68k_map_set(m68k_read16_map, 0x3c0000, 0x400000-1, Pico.rom+0x3c0000, 0);
554 cpu68k_map_set(m68k_write8_map, 0x3c0000, 0x400000-1, Pico.rom+0x3c0000, 0);
555 cpu68k_map_set(m68k_write16_map,0x3c0000, 0x400000-1, Pico.rom+0x3c0000, 0);
556 }
557 carthw_sf00x_reg = d;
558}
559
560static void carthw_sf001_write16(u32 a, u32 d)
561{
562 carthw_sf001_write8(a + 1, d);
563}
564
565static void carthw_sf001_mem_setup(void)
566{
567 // writing to low cartridge addresses
568 cpu68k_map_set(m68k_write8_map, 0x000000, 0x00ffff, carthw_sf001_write8, 1);
569 cpu68k_map_set(m68k_write16_map, 0x000000, 0x00ffff, carthw_sf001_write16, 1);
570}
571
572static void carthw_sf001_reset(void)
573{
574 carthw_sf00x_reg = 0;
575 carthw_sf001_write8(0x0e01, 0);
576}
577
578static void carthw_sf001_statef(void)
579{
580 int reg = carthw_sf00x_reg;
581 carthw_sf00x_reg = 0;
582 carthw_sf001_write8(0x0e01, reg);
583}
584
585void carthw_sf001_startup(void)
586{
587 PicoCartMemSetup = carthw_sf001_mem_setup;
588 PicoResetHook = carthw_sf001_reset;
589 PicoLoadStateHook = carthw_sf001_statef;
590 carthw_chunks = carthw_sf00x_state;
591}
592
593// SF-002
594
595static void carthw_sf002_write8(u32 a, u32 d)
596{
597 if ((a & 0xf00) != 0xe00)
598 return;
599
600 if (d & 0x80) {
601 // bank 0x00-0x0e on addr 0x20000
602 cpu68k_map_set(m68k_read8_map, 0x200000, 0x3c0000-1, Pico.rom, 0);
603 cpu68k_map_set(m68k_read16_map, 0x200000, 0x3c0000-1, Pico.rom, 0);
604 } else {
605 // bank 0x10-0x1e on addr 0x20000
606 cpu68k_map_set(m68k_read8_map, 0x200000, 0x3c0000-1, Pico.rom+0x200000, 0);
607 cpu68k_map_set(m68k_read16_map, 0x200000, 0x3c0000-1, Pico.rom+0x200000, 0);
608 }
609 carthw_sf00x_reg = d;
610}
611
612static void carthw_sf002_write16(u32 a, u32 d)
613{
614 carthw_sf002_write8(a + 1, d);
615}
616
617static void carthw_sf002_mem_setup(void)
618{
619 // writing to low cartridge addresses
620 cpu68k_map_set(m68k_write8_map, 0x000000, 0x00ffff, carthw_sf002_write8, 1);
621 cpu68k_map_set(m68k_write16_map, 0x000000, 0x00ffff, carthw_sf002_write16, 1);
622}
623
624static void carthw_sf002_reset(void)
625{
626 carthw_sf002_write8(0x0e01, 0);
627}
628
629static void carthw_sf002_statef(void)
630{
631 carthw_sf002_write8(0x0e01, carthw_sf00x_reg);
632}
633
634void carthw_sf002_startup(void)
635{
636 PicoCartMemSetup = carthw_sf002_mem_setup;
637 PicoResetHook = carthw_sf002_reset;
638 PicoLoadStateHook = carthw_sf002_statef;
639 carthw_chunks = carthw_sf00x_state;
640}
641
642// SF-004
643
644// reading from cartridge I/O region returns the current bank index
645static u32 carthw_sf004_read8(u32 a)
646{
647 if ((a & ~0xff) == 0xa13000)
648 return carthw_sf00x_reg & 0xf0; // bank index
649 return PicoRead8_io(a);
650}
651
652static u32 carthw_sf004_read16(u32 a)
653{
654 if ((a & ~0xff) == 0xa13000)
655 return carthw_sf00x_reg & 0xf0;
656 return PicoRead16_io(a);
657}
658
659// writing to low cartridge adresses changes mappings
660static void carthw_sf004_write8(u32 a, u32 d)
661{
662 int idx, i;
663 unsigned bs = 0x40000; // bank size
664
665 // there are 3 byte-sized regs, stored together in carthw_sf00x_reg
666 if (!(carthw_sf00x_reg & 0x8000))
667 return; // locked
668
669 switch (a & 0xf00) {
670 case 0xd00:
671 carthw_sf00x_reg = (carthw_sf00x_reg & ~0xff0000) | ((d & 0xff) << 16);
672 return PicoWrite8_io(0xa130f1, (d & 0x80) ? SRR_MAPPED : 0); // SRAM mapping
673 case 0xe00:
674 carthw_sf00x_reg = (carthw_sf00x_reg & ~0x00ff00) | ((d & 0xff) << 8);
675 break;
676 case 0xf00:
677 carthw_sf00x_reg = (carthw_sf00x_reg & ~0x0000ff) | ((d & 0xff) << 0);
678 break;
679 default:
680 return; // wrong addr
681 }
682
683 // bank mapping changed
684 idx = ((carthw_sf00x_reg>>4) & 0x7); // bank index
685 if ((carthw_sf00x_reg>>8) & 0x40) {
686 // linear bank mapping, starting at idx
687 for (i = 0; i < 8; i++, idx = (idx+1) & 0x7) {
688 cpu68k_map_set(m68k_read8_map, i*bs, (i+1)*bs-1, Pico.rom + idx*bs, 0);
689 cpu68k_map_set(m68k_read16_map, i*bs, (i+1)*bs-1, Pico.rom + idx*bs, 0);
690 }
691 } else {
692 // single bank mapping
693 for (i = 0; i < 8; i++) {
694 cpu68k_map_set(m68k_read8_map, i*bs, (i+1)*bs-1, Pico.rom + idx*bs, 0);
695 cpu68k_map_set(m68k_read16_map, i*bs, (i+1)*bs-1, Pico.rom + idx*bs, 0);
696 }
697 }
698}
699
700static void carthw_sf004_write16(u32 a, u32 d)
701{
702 carthw_sf004_write8(a + 1, d);
703}
704
705static void carthw_sf004_mem_setup(void)
706{
707 // writing to low cartridge addresses
708 cpu68k_map_set(m68k_write8_map, 0x000000, 0x00ffff, carthw_sf004_write8, 1);
709 cpu68k_map_set(m68k_write16_map, 0x000000, 0x00ffff, carthw_sf004_write16, 1);
710 // reading from the cartridge I/O region
711 cpu68k_map_set(m68k_read8_map, 0xa10000, 0xa1ffff, carthw_sf004_read8, 1);
712 cpu68k_map_set(m68k_read16_map, 0xa10000, 0xa1ffff, carthw_sf004_read16, 1);
713}
714
715static void carthw_sf004_reset(void)
716{
717 carthw_sf00x_reg = -1;
718 carthw_sf004_write8(0x0d01, 0);
719 carthw_sf004_write8(0x0f01, 0);
720 carthw_sf004_write8(0x0e01, 0x80);
721}
722
723static void carthw_sf004_statef(void)
724{
725 int reg = carthw_sf00x_reg;
726 carthw_sf00x_reg = -1;
727 carthw_sf004_write8(0x0d01, reg >> 16);
728 carthw_sf004_write8(0x0f01, reg >> 0);
729 carthw_sf004_write8(0x0e01, reg >> 8);
730}
731
732void carthw_sf004_startup(void)
733{
734 PicoCartMemSetup = carthw_sf004_mem_setup;
735 PicoResetHook = carthw_sf004_reset;
736 PicoLoadStateHook = carthw_sf004_statef;
737 carthw_chunks = carthw_sf00x_state;
738}
739
740/* Simple unlicensed ROM protection emulation */
741static struct {
742 u32 addr;
743 u32 mask;
744 u16 val;
745 u16 readonly;
746} sprot_items[8];
747static int sprot_item_count;
748
749static carthw_state_chunk carthw_sprot_state[] =
750{
751 { CHUNK_CARTHW, sizeof(sprot_items), &sprot_items },
752 { 0, 0, NULL }
753};
754
755static u16 *carthw_sprot_get_val(u32 a, int rw_only)
756{
757 int i;
758
759 for (i = 0; i < sprot_item_count; i++)
760 if ((a & sprot_items[i].mask) == sprot_items[i].addr)
761 if (!rw_only || !sprot_items[i].readonly)
762 return &sprot_items[i].val;
763
764 return NULL;
765}
766
767static u32 PicoRead8_sprot(u32 a)
768{
769 u16 *val;
770 u32 d;
771
772 val = carthw_sprot_get_val(a, 0);
773 if (val != NULL) {
774 d = *val;
775 if (!(a & 1))
776 d >>= 8;
777 elprintf(EL_UIO, "prot r8 [%06x] %02x @%06x", a, d, SekPc);
778 return d;
779 }
780 else if (0xa10000 <= a && a <= 0xa1ffff)
781 return PicoRead8_io(a);
782
783 elprintf(EL_UIO, "prot r8 [%06x] MISS @%06x", a, SekPc);
784 return 0;
785}
786
787static u32 PicoRead16_sprot(u32 a)
788{
789 u16 *val;
790
791 val = carthw_sprot_get_val(a, 0);
792 if (val != NULL) {
793 elprintf(EL_UIO, "prot r16 [%06x] %04x @%06x", a, *val, SekPc);
794 return *val;
795 }
796 else if (0xa10000 <= a && a <= 0xa1ffff)
797 return PicoRead16_io(a);
798
799 elprintf(EL_UIO, "prot r16 [%06x] MISS @%06x", a, SekPc);
800 return 0;
801}
802
803static void PicoWrite8_sprot(u32 a, u32 d)
804{
805 u16 *val;
806
807 val = carthw_sprot_get_val(a, 1);
808 if (val != NULL) {
809 if (a & 1)
810 *val = (*val & 0xff00) | (d | 0xff);
811 else
812 *val = (*val & 0x00ff) | (d << 8);
813 elprintf(EL_UIO, "prot w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
814 }
815 else if (0xa10000 <= a && a <= 0xa1ffff)
816 return PicoWrite8_io(a, d);
817
818 elprintf(EL_UIO, "prot w8 [%06x] %02x MISS @%06x", a, d & 0xff, SekPc);
819}
820
821static void PicoWrite16_sprot(u32 a, u32 d)
822{
823 u16 *val;
824
825 val = carthw_sprot_get_val(a, 1);
826 if (val != NULL) {
827 *val = d;
828 elprintf(EL_UIO, "prot w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
829 }
830 else if (0xa10000 <= a && a <= 0xa1ffff)
831 return PicoWrite16_io(a, d);
832
833 elprintf(EL_UIO, "prot w16 [%06x] %04x MISS @%06x", a, d & 0xffff, SekPc);
834}
835
836void carthw_sprot_new_location(unsigned int a, unsigned int mask, unsigned short val, int is_ro)
837{
838 int sprot_elems = sizeof(sprot_items)/sizeof(sprot_items[0]);
839 if (sprot_item_count == sprot_elems) {
840 elprintf(EL_STATUS, "too many sprot items");
841 return;
842 }
843
844 sprot_items[sprot_item_count].addr = a;
845 sprot_items[sprot_item_count].mask = mask;
846 sprot_items[sprot_item_count].val = val;
847 sprot_items[sprot_item_count].readonly = is_ro;
848 sprot_item_count++;
849}
850
851static void carthw_sprot_unload(void)
852{
853 sprot_item_count = 0;
854}
855
856static void carthw_sprot_mem_setup(void)
857{
858 int start;
859
860 // map 0x400000 - 0x7fffff, /TIME areas (which are tipically used)
861 start = (Pico.romsize + M68K_BANK_MASK) & ~M68K_BANK_MASK;
862 if (start < 0x400000) start = 0x400000;
863
864 cpu68k_map_set(m68k_read8_map, start, 0x7fffff, PicoRead8_sprot, 1);
865 cpu68k_map_set(m68k_read16_map, start, 0x7fffff, PicoRead16_sprot, 1);
866 cpu68k_map_set(m68k_write8_map, start, 0x7fffff, PicoWrite8_sprot, 1);
867 cpu68k_map_set(m68k_write16_map, start, 0x7fffff, PicoWrite16_sprot, 1);
868
869 cpu68k_map_set(m68k_read8_map, 0xa10000, 0xa1ffff, PicoRead8_sprot, 1);
870 cpu68k_map_set(m68k_read16_map, 0xa10000, 0xa1ffff, PicoRead16_sprot, 1);
871 cpu68k_map_set(m68k_write8_map, 0xa10000, 0xa1ffff, PicoWrite8_sprot, 1);
872 cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, PicoWrite16_sprot, 1);
873}
874
875void carthw_sprot_startup(void)
876{
877 elprintf(EL_STATUS, "Prot emu startup");
878
879 PicoCartMemSetup = carthw_sprot_mem_setup;
880 PicoCartUnloadHook = carthw_sprot_unload;
881 carthw_chunks = carthw_sprot_state;
882}
883
884/* Protection emulation for Lion King 3. Credits go to Haze */
885static struct {
886 u32 bank;
887 u8 cmd, data;
888} carthw_lk3_regs;
889
890static carthw_state_chunk carthw_lk3_state[] =
891{
892 { CHUNK_CARTHW, sizeof(carthw_lk3_regs), &carthw_lk3_regs },
893 { 0, 0, NULL }
894};
895
896static u8 *carthw_lk3_mem; // shadow copy memory
897static u32 carthw_lk3_madr[0x100000/M68K_BANK_SIZE];
898
899static u32 PicoRead8_plk3(u32 a)
900{
901 u32 d = 0;
902 switch (carthw_lk3_regs.cmd) {
903 case 0: d = carthw_lk3_regs.data << 1; break;
904 case 1: d = carthw_lk3_regs.data >> 1; break;
905 case 2: // nibble rotate
906 d = ((carthw_lk3_regs.data >> 4) | (carthw_lk3_regs.data << 4)) & 0xff;
907 break;
908 case 3: // bit rotate
909 d = carthw_lk3_regs.data;
910 d = (d >> 4) | (d << 4);
911 d = ((d & 0xcc) >> 2) | ((d & 0x33) << 2);
912 d = ((d & 0xaa) >> 1) | ((d & 0x55) << 1);
913 break;
914 default:
915 elprintf(EL_UIO, "unhandled prot cmd %02x @%06x", carthw_lk3_regs.cmd, SekPc);
916 break;
917 }
918
919 elprintf(EL_UIO, "prot r8 [%06x] %02x @%06x", a, d, SekPc);
920 return d;
921}
922
923static void PicoWrite8_plk3p(u32 a, u32 d)
924{
925 elprintf(EL_UIO, "prot w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
926 if (a & 2)
927 carthw_lk3_regs.cmd = d & 0x3;
928 else
929 carthw_lk3_regs.data = d;
930}
931
932static void PicoWrite8_plk3b(u32 a, u32 d)
933{
934 u32 addr;
935
936 elprintf(EL_UIO, "prot w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
937 addr = d << 15;
938 if (addr+0x10000 >= Pico.romsize) {
939 elprintf(EL_UIO|EL_ANOMALY, "lk3_mapper: bank too large: %02x", d);
940 return;
941 }
942
943 if (addr != carthw_lk3_regs.bank) {
944 // banking is by or'ing the bank address in the 1st megabyte, not adding.
945 // only do linear mapping if map addresses aren't overlapping bank address
946 u32 len = M68K_BANK_SIZE;
947 u32 a, b;
948 for (b = 0x000000; b < 0x0100000; b += len) {
949 if (!((b + (len-1)) & addr)) {
950 cpu68k_map_set(m68k_read8_map, b, b + (len-1), Pico.rom+addr + b, 0);
951 cpu68k_map_set(m68k_read16_map, b, b + (len-1), Pico.rom+addr + b, 0);
952 } else {
953 // overlap. ugh, need a shadow copy since banks can contain code and
954 // 68K cpu emulator cores need mapped access to code memory
955 if (carthw_lk3_madr[b/len] != addr) // only if shadow isn't the same
956 for (a = b; a < b+M68K_BANK_SIZE; a += 0x8000)
957 memcpy(carthw_lk3_mem + a, Pico.rom + (addr|a), 0x8000);
958 carthw_lk3_madr[b/len] = addr;
959 cpu68k_map_set(m68k_read8_map, b, b + (len-1), carthw_lk3_mem + b, 0);
960 cpu68k_map_set(m68k_read16_map, b, b + (len-1), carthw_lk3_mem + b, 0);
961 }
962 }
963 }
964 carthw_lk3_regs.bank = addr;
965}
966
967static void carthw_lk3_mem_setup(void)
968{
969 cpu68k_map_set(m68k_read8_map, 0x600000, 0x7fffff, PicoRead8_plk3, 1);
970 cpu68k_map_set(m68k_write8_map, 0x600000, 0x6fffff, PicoWrite8_plk3p, 1);
971 cpu68k_map_set(m68k_write8_map, 0x700000, 0x7fffff, PicoWrite8_plk3b, 1);
972 carthw_lk3_regs.bank = 0;
973}
974
975static void carthw_lk3_statef(void)
976{
977 PicoWrite8_plk3b(0x700000, carthw_lk3_regs.bank >> 15);
978}
979
980static void carthw_lk3_unload(void)
981{
982 free(carthw_lk3_mem);
983 carthw_lk3_mem = NULL;
984 memset(carthw_lk3_madr, 0, sizeof(carthw_lk3_madr));
985}
986
987void carthw_lk3_startup(void)
988{
989 elprintf(EL_STATUS, "lk3 prot emu startup");
990
991 // allocate space for shadow copy
992 if (carthw_lk3_mem == NULL)
993 carthw_lk3_mem = malloc(0x100000);
994 if (carthw_lk3_mem == NULL) {
995 elprintf(EL_STATUS, "OOM");
996 return;
997 }
998
999 PicoCartMemSetup = carthw_lk3_mem_setup;
1000 PicoLoadStateHook = carthw_lk3_statef;
1001 PicoCartUnloadHook = carthw_lk3_unload;
1002 carthw_chunks = carthw_lk3_state;
1003}
1004
1005/* SMW64 mapper, based on mame source */
1006static struct {
1007 u32 bank60, bank61;
1008 u16 data[8], ctrl[4];
1009} carthw_smw64_regs;
1010
1011static carthw_state_chunk carthw_smw64_state[] =
1012{
1013 { CHUNK_CARTHW, sizeof(carthw_smw64_regs), &carthw_smw64_regs },
1014 { 0, 0, NULL }
1015};
1016
1017static u32 PicoRead8_smw64(u32 a)
1018{
1019 u16 *data = carthw_smw64_regs.data, *ctrl = carthw_smw64_regs.ctrl;
1020 u32 d = 0;
1021
1022 if (a & 1) {
1023 if (a>>16 == 0x66) switch ((a>>1) & 7) {
1024 case 0: d = carthw_smw64_regs.data[0] ; break;
1025 case 1: d = carthw_smw64_regs.data[0]+1; break;
1026 case 2: d = carthw_smw64_regs.data[1] ; break;
1027 case 3: d = carthw_smw64_regs.data[1]+1; break;
1028 case 4: d = carthw_smw64_regs.data[2] ; break;
1029 case 5: d = carthw_smw64_regs.data[2]+1; break;
1030 case 6: d = carthw_smw64_regs.data[2]+2; break;
1031 case 7: d = carthw_smw64_regs.data[2]+3; break;
1032 } else /*0x67*/ { // :-O
1033 if (ctrl[1] & 0x80)
1034 d = ctrl[2] & 0x40 ? data[4]&data[5] : data[4]^0xff;
1035 if (a & 2)
1036 d &= 0x7f;
1037 else if (ctrl[2] & 0x80) {
1038 if (ctrl[2] & 0x20)
1039 data[2] = (data[5] << 2) & 0xfc;
1040 else
1041 data[0] = ((data[4] << 1) ^ data[3]) & 0xfe;
1042 }
1043 }
1044 }
1045
1046 elprintf(EL_UIO, "prot r8 [%06x] %02x @%06x", a, d, SekPc);
1047 return d;
1048}
1049
1050static u32 PicoRead16_smw64(u32 a)
1051{
1052 return PicoRead8_smw64(a+1);
1053}
1054
1055static void PicoWrite8_smw64(u32 a, u32 d)
1056{
1057 u16 *data = carthw_smw64_regs.data, *ctrl = carthw_smw64_regs.ctrl;
1058
1059 if ((a & 3) == 1) {
1060 switch (a >> 16) {
1061 case 0x60: ctrl[0] = d; break;
1062 case 0x64: data[4] = d; break;
1063 case 0x67:
1064 if (ctrl[1] & 0x80) {
1065 carthw_smw64_regs.bank60 = 0x80000 + ((d<<14) & 0x70000);
1066 cpu68k_map_set(m68k_read8_map, 0x600000, 0x60ffff, Pico.rom + carthw_smw64_regs.bank60, 0);
1067 cpu68k_map_set(m68k_read16_map, 0x600000, 0x60ffff, Pico.rom + carthw_smw64_regs.bank60, 0);
1068 }
1069 ctrl[2] = d;
1070 }
1071 } else if ((a & 3) == 3) {
1072 switch (a >> 16) {
1073 case 0x61: ctrl[1] = d; break;
1074 case 0x64: data[5] = d; break;
1075 case 0x60:
1076 switch (ctrl[0] & 7) { // :-O
1077 case 0: data[0] = (data[0]^data[3] ^ d) & 0xfe; break;
1078 case 1: data[1] = ( d) & 0xfe; break;
1079 case 7:
1080 carthw_smw64_regs.bank61 = 0x80000 + ((d<<14) & 0x70000);
1081 cpu68k_map_set(m68k_read8_map, 0x610000, 0x61ffff, Pico.rom + carthw_smw64_regs.bank61, 0);
1082 cpu68k_map_set(m68k_read16_map, 0x610000, 0x61ffff, Pico.rom + carthw_smw64_regs.bank61, 0);
1083 break;
1084 }
1085 data[3] = d;
1086 }
1087 }
1088}
1089
1090static void PicoWrite16_smw64(u32 a, u32 d)
1091{
1092 PicoWrite8_smw64(a+1, d);
1093}
1094
1095static void carthw_smw64_mem_setup(void)
1096{
1097 // 1st 512 KB mirrored
1098 cpu68k_map_set(m68k_read8_map, 0x080000, 0x0fffff, Pico.rom, 0);
1099 cpu68k_map_set(m68k_read16_map, 0x080000, 0x0fffff, Pico.rom, 0);
1100
1101 cpu68k_map_set(m68k_read8_map, 0x660000, 0x67ffff, PicoRead8_smw64, 1);
1102 cpu68k_map_set(m68k_read16_map, 0x660000, 0x67ffff, PicoRead16_smw64, 1);
1103 cpu68k_map_set(m68k_write8_map, 0x600000, 0x67ffff, PicoWrite8_smw64, 1);
1104 cpu68k_map_set(m68k_write16_map, 0x600000, 0x67ffff, PicoWrite16_smw64, 1);
1105}
1106
1107static void carthw_smw64_statef(void)
1108{
1109 cpu68k_map_set(m68k_read8_map, 0x600000, 0x60ffff, Pico.rom + carthw_smw64_regs.bank60, 0);
1110 cpu68k_map_set(m68k_read16_map, 0x600000, 0x60ffff, Pico.rom + carthw_smw64_regs.bank60, 0);
1111 cpu68k_map_set(m68k_read8_map, 0x610000, 0x61ffff, Pico.rom + carthw_smw64_regs.bank61, 0);
1112 cpu68k_map_set(m68k_read16_map, 0x610000, 0x61ffff, Pico.rom + carthw_smw64_regs.bank61, 0);
1113}
1114
1115static void carthw_smw64_reset(void)
1116{
1117 memset(&carthw_smw64_regs, 0, sizeof(carthw_smw64_regs));
1118}
1119
1120void carthw_smw64_startup(void)
1121{
1122 elprintf(EL_STATUS, "SMW64 mapper startup");
1123
1124 PicoCartMemSetup = carthw_smw64_mem_setup;
1125 PicoResetHook = carthw_smw64_reset;
1126 PicoLoadStateHook = carthw_smw64_statef;
1127 carthw_chunks = carthw_smw64_state;
1128}
1129
1130// vim:ts=2:sw=2:expandtab
fast MegaDrive/MegaCD/32X emulator