1 // This is part of Pico Library
\r
3 // (c) Copyright 2004 Dave, All rights reserved.
\r
4 // (c) Copyright 2006 notaz, All rights reserved.
\r
5 // Free for non-commercial use.
\r
7 // For commercial use, separate licencing terms must be obtained.
\r
10 //#define __debug_io
\r
12 #include "PicoInt.h"
\r
14 #include "sound/ym2612.h"
\r
15 #include "sound/sn76496.h"
\r
17 #ifndef UTYPES_DEFINED
\r
18 typedef unsigned char u8;
\r
19 typedef unsigned short u16;
\r
20 typedef unsigned int u32;
\r
21 #define UTYPES_DEFINED
\r
24 extern unsigned int lastSSRamWrite; // used by serial SRAM code
\r
26 #ifdef _ASM_MEMORY_C
\r
27 u32 PicoRead8(u32 a);
\r
28 u32 PicoRead16(u32 a);
\r
29 void PicoWrite8(u32 a,u8 d);
\r
30 void PicoWriteRomHW_SSF2(u32 a,u32 d);
\r
34 #ifdef EMU_CORE_DEBUG
\r
35 u32 lastread_a, lastread_d[16]={0,}, lastwrite_cyc_d[16]={0,}, lastwrite_mus_d[16]={0,};
\r
36 int lrp_cyc=0, lrp_mus=0, lwp_cyc=0, lwp_mus=0;
\r
37 extern unsigned int ppop;
\r
41 void log_io(unsigned int addr, int bits, int rw);
\r
46 #if defined(EMU_C68K)
\r
47 static __inline int PicoMemBase(u32 pc)
\r
51 if (pc<Pico.romsize+4)
\r
53 membase=(int)Pico.rom; // Program Counter in Rom
\r
55 else if ((pc&0xe00000)==0xe00000)
\r
57 membase=(int)Pico.ram-(pc&0xff0000); // Program Counter in Ram
\r
61 // Error - Program Counter is invalid
\r
62 membase=(int)Pico.rom;
\r
70 static u32 PicoCheckPc(u32 pc)
\r
73 #if defined(EMU_C68K)
\r
74 pc-=PicoCpuCM68k.membase; // Get real pc
\r
79 printf("%i:%03i: game crash detected @ %06x\n", Pico.m.frame_count, Pico.m.scanline, SekPc);
\r
80 return (int)Pico.rom + Pico.romsize; // common crash condition, can happen if acc timing is off
\r
83 PicoCpuCM68k.membase=PicoMemBase(pc&0x00ffffff);
\r
84 PicoCpuCM68k.membase-=pc&0xff000000;
\r
86 ret = PicoCpuCM68k.membase+pc;
\r
92 PICO_INTERNAL int PicoInitPc(u32 pc)
\r
98 #ifndef _ASM_MEMORY_C
\r
99 PICO_INTERNAL_ASM void PicoMemReset(void)
\r
104 // -----------------------------------------------------------------
\r
108 int pad,value,data_reg;
\r
109 pad=~PicoPad[i]; // Get inverse of pad MXYZ SACB RLDU
\r
110 data_reg=Pico.ioports[i+1];
\r
112 // orr the bits, which are set as output
\r
113 value = data_reg&(Pico.ioports[i+4]|0x80);
\r
115 if(PicoOpt & 0x20) { // 6 button gamepad enabled
\r
116 int phase = Pico.m.padTHPhase[i];
\r
118 if(phase == 2 && !(data_reg&0x40)) { // TH
\r
119 value|=(pad&0xc0)>>2; // ?0SA 0000
\r
121 } else if(phase == 3) {
\r
123 value|=(pad&0x30)|((pad>>8)&0xf); // ?1CB MXYZ
\r
125 value|=((pad&0xc0)>>2)|0x0f; // ?0SA 1111
\r
130 if(data_reg&0x40) // TH
\r
131 value|=(pad&0x3f); // ?1CB RLDU
\r
132 else value|=((pad&0xc0)>>2)|(pad&3); // ?0SA 00DU
\r
134 return value; // will mirror later
\r
138 #ifndef _ASM_MEMORY_C
\r
141 u32 SRAMRead(u32 a)
\r
143 unsigned int sreg = Pico.m.sram_reg;
\r
144 if(!(sreg & 0x10) && (sreg & 1) && a > 0x200001) { // not yet detected SRAM
\r
145 elprintf(EL_SRAMIO, "normal sram detected.");
\r
146 Pico.m.sram_reg|=0x10; // should be normal SRAM
\r
148 if(sreg & 4) // EEPROM read
\r
149 return SRAMReadEEPROM();
\r
150 else // if(sreg & 1) // (sreg&5) is one of prerequisites
\r
151 return *(u8 *)(SRam.data-SRam.start+a);
\r
154 static void SRAMWrite(u32 a, u32 d)
\r
156 unsigned int sreg = Pico.m.sram_reg;
\r
157 if(!(sreg & 0x10)) {
\r
158 // not detected SRAM
\r
159 if((a&~1)==0x200000) {
\r
160 elprintf(EL_SRAMIO, "eeprom detected.");
\r
161 sreg|=4; // this should be a game with EEPROM (like NBA Jam)
\r
162 SRam.start=0x200000; SRam.end=SRam.start+1;
\r
164 elprintf(EL_SRAMIO, "normal sram detected.");
\r
166 Pico.m.sram_reg=sreg;
\r
168 if(sreg & 4) { // EEPROM write
\r
169 // this diff must be at most 16 for NBA Jam to work
\r
170 if(SekCyclesDoneT()-lastSSRamWrite < 16) {
\r
171 // just update pending state
\r
172 elprintf(EL_EEPROM, "eeprom: skip because cycles=%i", SekCyclesDoneT()-lastSSRamWrite);
\r
173 SRAMUpdPending(a, d);
\r
176 SRAMWriteEEPROM(sreg>>6); // execute pending
\r
177 SRAMUpdPending(a, d);
\r
178 if ((old^Pico.m.sram_reg)&0xc0) // update time only if SDA/SCL changed
\r
179 lastSSRamWrite = SekCyclesDoneT();
\r
181 } else if(!(sreg & 2)) {
\r
182 u8 *pm=(u8 *)(SRam.data-SRam.start+a);
\r
190 // for nonstandard reads
\r
191 #ifndef _ASM_MEMORY_C
\r
194 u32 OtherRead16End(u32 a, int realsize)
\r
198 // for games with simple protection devices, discovered by Haze
\r
199 // some dumb detection is used, but that should be enough to make things work
\r
200 if ((a>>22) == 1 && Pico.romsize >= 512*1024) {
\r
201 if (*(int *)(Pico.rom+0x123e4) == 0x00550c39 && *(int *)(Pico.rom+0x123e8) == 0x00000040) { // Super Bubble Bobble (Unl) [!]
\r
202 if (a == 0x400000) { d=0x55<<8; goto end; }
\r
203 else if (a == 0x400002) { d=0x0f<<8; goto end; }
\r
205 else if (*(int *)(Pico.rom+0x008c4) == 0x66240055 && *(int *)(Pico.rom+0x008c8) == 0x00404df9) { // Smart Mouse (Unl)
\r
206 if (a == 0x400000) { d=0x55<<8; goto end; }
\r
207 else if (a == 0x400002) { d=0x0f<<8; goto end; }
\r
208 else if (a == 0x400004) { d=0xaa<<8; goto end; }
\r
209 else if (a == 0x400006) { d=0xf0<<8; goto end; }
\r
211 else if (*(int *)(Pico.rom+0x00404) == 0x00a90600 && *(int *)(Pico.rom+0x00408) == 0x6708b013) { // King of Fighters '98, The (Unl) [!]
\r
212 if (a == 0x480000 || a == 0x4800e0 || a == 0x4824a0 || a == 0x488880) { d=0xaa<<8; goto end; }
\r
213 else if (a == 0x4a8820) { d=0x0a<<8; goto end; }
\r
214 // there is also a read @ 0x4F8820 which needs 0, but that is returned in default case
\r
216 else if (*(int *)(Pico.rom+0x01b24) == 0x004013f9 && *(int *)(Pico.rom+0x01b28) == 0x00ff0000) { // Mahjong Lover (Unl) [!]
\r
217 if (a == 0x400000) { d=0x90<<8; goto end; }
\r
218 else if (a == 0x401000) { d=0xd3<<8; goto end; } // this one doesn't seem to be needed, the code does 2 comparisons and only then
\r
219 // checks the result, which is of the above one. Left it just in case.
\r
221 else if (*(int *)(Pico.rom+0x05254) == 0x0c3962d0 && *(int *)(Pico.rom+0x05258) == 0x00400055) { // Elf Wor (Unl)
\r
222 if (a == 0x400000) { d=0x55<<8; goto end; }
\r
223 else if (a == 0x400004) { d=0xc9<<8; goto end; } // this check is done if the above one fails
\r
224 else if (a == 0x400002) { d=0x0f<<8; goto end; }
\r
225 else if (a == 0x400006) { d=0x18<<8; goto end; } // similar to above
\r
227 // our default behaviour is to return whatever was last written a 0x400000-0x7fffff range (used by Squirrel King (R) [!])
\r
228 // Lion King II, The (Unl) [!] writes @ 400000 and wants to get that val @ 400002 and wites another val
\r
229 // @ 400004 which is expected @ 400006, so we really remember 2 values here
\r
230 d = Pico.m.prot_bytes[(a>>2)&1]<<8;
\r
232 else if (a == 0xa13000 && Pico.romsize >= 1024*1024) {
\r
233 if (*(int *)(Pico.rom+0xc8af0) == 0x30133013 && *(int *)(Pico.rom+0xc8af4) == 0x000f0240) { // Rockman X3 (Unl) [!]
\r
236 else if (*(int *)(Pico.rom+0x28888) == 0x07fc0000 && *(int *)(Pico.rom+0x2888c) == 0x4eb94e75) { // Bug's Life, A (Unl) [!]
\r
237 d=0x28; goto end; // does the check from RAM
\r
239 else if (*(int *)(Pico.rom+0xc8778) == 0x30133013 && *(int *)(Pico.rom+0xc877c) == 0x000f0240) { // Super Mario Bros. (Unl) [!]
\r
240 d=0x0c; goto end; // seems to be the same code as in Rockman X3 (Unl) [!]
\r
242 else if (*(int *)(Pico.rom+0xf20ec) == 0x30143013 && *(int *)(Pico.rom+0xf20f0) == 0x000f0200) { // Super Mario 2 1998 (Unl) [!]
\r
246 else if (a == 0xa13002) { // Pocket Monsters (Unl)
\r
249 else if (a == 0xa1303E) { // Pocket Monsters (Unl)
\r
252 else if (a == 0x30fe02) {
\r
253 // Virtua Racing - just for fun
\r
254 // this seems to be some flag that SVP is ready or something similar
\r
259 elprintf(EL_UIO, "strange r%i: [%06x] %04x @%06x", realsize, a&0xffffff, d, SekPc);
\r
264 //extern UINT32 mz80GetRegisterValue(void *, UINT32);
\r
266 static void OtherWrite8End(u32 a,u32 d,int realsize)
\r
269 if(a >= SRam.start && a <= SRam.end) {
\r
270 elprintf(EL_SRAMIO, "sram w8 [%06x] %02x @ %06x", a, d, SekPc);
\r
275 #ifdef _ASM_MEMORY_C
\r
276 // special ROM hardware (currently only banking and sram reg supported)
\r
277 if((a&0xfffff1) == 0xA130F1) {
\r
278 PicoWriteRomHW_SSF2(a, d); // SSF2 or SRAM
\r
282 // sram access register
\r
283 if(a == 0xA130F1) {
\r
284 elprintf(EL_SRAMIO, "sram reg=%02x", d);
\r
285 Pico.m.sram_reg &= ~3;
\r
286 Pico.m.sram_reg |= (u8)(d&3);
\r
290 elprintf(EL_UIO, "strange w%i: %06x, %08x @%06x", realsize, a&0xffffff, d, SekPc);
\r
292 if(a >= 0xA13004 && a < 0xA13040) {
\r
293 // dumb 12-in-1 or 4-in-1 banking support
\r
295 a &= 0x3f; a <<= 16;
\r
296 len = Pico.romsize - a;
\r
297 if (len <= 0) return; // invalid/missing bank
\r
298 if (len > 0x200000) len = 0x200000; // 2 megs
\r
299 memcpy(Pico.rom, Pico.rom+a, len); // code which does this is in RAM so this is safe.
\r
303 // for games with simple protection devices, discovered by Haze
\r
304 else if ((a>>22) == 1)
\r
305 Pico.m.prot_bytes[(a>>2)&1] = (u8)d;
\r
309 #include "MemoryCmn.c"
\r
312 // -----------------------------------------------------------------
\r
313 // Read Rom and read Ram
\r
315 #ifndef _ASM_MEMORY_C
\r
316 PICO_INTERNAL_ASM u32 PicoRead8(u32 a)
\r
320 if ((a&0xe00000)==0xe00000) { d = *(u8 *)(Pico.ram+((a^1)&0xffff)); goto end; } // Ram
\r
324 #ifndef EMU_CORE_DEBUG
\r
326 if (a >= SRam.start && a <= SRam.end && (Pico.m.sram_reg&5)) {
\r
328 elprintf(EL_SRAMIO, "sram r8 [%06x] %02x @ %06x", a, d, SekPc);
\r
333 if (a<Pico.romsize) { d = *(u8 *)(Pico.rom+(a^1)); goto end; } // Rom
\r
335 if ((a&0xff4000)==0xa00000) { d=z80Read8(a); goto end; } // Z80 Ram
\r
337 if ((a&0xe700e0)==0xc00000) // VDP
\r
338 d=PicoVideoRead(a);
\r
339 else d=OtherRead16(a&~1, 8);
\r
340 if ((a&1)==0) d>>=8;
\r
344 dprintf("r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPc);
\r
346 #ifdef EMU_CORE_DEBUG
\r
347 if (a>=Pico.romsize) {
\r
349 lastread_d[lrp_cyc++&15] = (u8)d;
\r
355 PICO_INTERNAL_ASM u32 PicoRead16(u32 a)
\r
359 if ((a&0xe00000)==0xe00000) { d=*(u16 *)(Pico.ram+(a&0xfffe)); goto end; } // Ram
\r
363 #ifndef EMU_CORE_DEBUG
\r
365 if (a >= SRam.start && a <= SRam.end && (Pico.m.sram_reg&5)) {
\r
368 elprintf(EL_SRAMIO, "sram r16 [%06x] %04x @ %06x", a, d, SekPc);
\r
373 if (a<Pico.romsize) { d = *(u16 *)(Pico.rom+a); goto end; } // Rom
\r
376 if ((a&0xe700e0)==0xc00000)
\r
377 d = PicoVideoRead(a);
\r
378 else d = OtherRead16(a, 16);
\r
382 dprintf("r16: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
384 #ifdef EMU_CORE_DEBUG
\r
385 if (a>=Pico.romsize) {
\r
387 lastread_d[lrp_cyc++&15] = d;
\r
393 PICO_INTERNAL_ASM u32 PicoRead32(u32 a)
\r
397 if ((a&0xe00000)==0xe00000) { u16 *pm=(u16 *)(Pico.ram+(a&0xfffe)); d = (pm[0]<<16)|pm[1]; goto end; } // Ram
\r
402 if(a >= SRam.start && a <= SRam.end && (Pico.m.sram_reg&5)) {
\r
403 d = (SRAMRead(a)<<16)|SRAMRead(a+2);
\r
405 elprintf(EL_SRAMIO, "sram r32 [%06x] %08x @ %06x", a, d, SekPc);
\r
409 if (a<Pico.romsize) { u16 *pm=(u16 *)(Pico.rom+a); d = (pm[0]<<16)|pm[1]; goto end; } // Rom
\r
412 if ((a&0xe700e0)==0xc00000)
\r
413 d = (PicoVideoRead(a)<<16)|PicoVideoRead(a+2);
\r
414 else d = (OtherRead16(a, 32)<<16)|OtherRead16(a+2, 32);
\r
418 dprintf("r32: %06x, %08x @%06x", a&0xffffff, d, SekPc);
\r
420 #ifdef EMU_CORE_DEBUG
\r
421 if (a>=Pico.romsize) {
\r
423 lastread_d[lrp_cyc++&15] = d;
\r
430 // -----------------------------------------------------------------
\r
433 #if !defined(_ASM_MEMORY_C) || defined(_ASM_MEMORY_C_AMIPS)
\r
434 PICO_INTERNAL_ASM void PicoWrite8(u32 a,u8 d)
\r
437 dprintf("w8 : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
439 #ifdef EMU_CORE_DEBUG
\r
440 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
443 if ((a&0xe00000)==0xe00000) { *(u8 *)(Pico.ram+((a^1)&0xffff))=d; return; } // Ram
\r
451 void PicoWrite16(u32 a,u16 d)
\r
454 dprintf("w16: %06x, %04x", a&0xffffff, d);
\r
456 #ifdef EMU_CORE_DEBUG
\r
457 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
460 if ((a&0xe00000)==0xe00000) { *(u16 *)(Pico.ram+(a&0xfffe))=d; return; } // Ram
\r
464 if ((a&0xe700e0)==0xc00000) { PicoVideoWrite(a,(u16)d); return; } // VDP
\r
468 static void PicoWrite32(u32 a,u32 d)
\r
471 dprintf("w32: %06x, %08x", a&0xffffff, d);
\r
473 #ifdef EMU_CORE_DEBUG
\r
474 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
477 if ((a&0xe00000)==0xe00000)
\r
480 u16 *pm=(u16 *)(Pico.ram+(a&0xfffe));
\r
481 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
487 if ((a&0xe700e0)==0xc00000)
\r
490 PicoVideoWrite(a, (u16)(d>>16));
\r
491 PicoVideoWrite(a+2,(u16)d);
\r
495 OtherWrite16(a, (u16)(d>>16));
\r
496 OtherWrite16(a+2,(u16)d);
\r
500 // -----------------------------------------------------------------
\r
501 PICO_INTERNAL void PicoMemSetup(void)
\r
503 // Setup memory callbacks:
\r
505 PicoCpuCM68k.checkpc=PicoCheckPc;
\r
506 PicoCpuCM68k.fetch8 =PicoCpuCM68k.read8 =PicoRead8;
\r
507 PicoCpuCM68k.fetch16=PicoCpuCM68k.read16=PicoRead16;
\r
508 PicoCpuCM68k.fetch32=PicoCpuCM68k.read32=PicoRead32;
\r
509 PicoCpuCM68k.write8 =PicoWrite8;
\r
510 PicoCpuCM68k.write16=PicoWrite16;
\r
511 PicoCpuCM68k.write32=PicoWrite32;
\r
514 PicoCpuFM68k.read_byte =PicoRead8;
\r
515 PicoCpuFM68k.read_word =PicoRead16;
\r
516 PicoCpuFM68k.read_long =PicoRead32;
\r
517 PicoCpuFM68k.write_byte=PicoWrite8;
\r
518 PicoCpuFM68k.write_word=PicoWrite16;
\r
519 PicoCpuFM68k.write_long=PicoWrite32;
\r
521 // setup FAME fetchmap
\r
524 // by default, point everything to fitst 64k of ROM
\r
525 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
526 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom - (i<<(24-FAMEC_FETCHBITS));
\r
528 for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < Pico.romsize; i++)
\r
529 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom;
\r
531 for (i = M68K_FETCHBANK1*14/16; i < M68K_FETCHBANK1; i++)
\r
532 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.ram - (i<<(24-FAMEC_FETCHBITS));
\r
539 unsigned int m68k_read_pcrelative_CD8 (unsigned int a);
\r
540 unsigned int m68k_read_pcrelative_CD16(unsigned int a);
\r
541 unsigned int m68k_read_pcrelative_CD32(unsigned int a);
\r
543 // these are allowed to access RAM
\r
544 static unsigned int m68k_read_8 (unsigned int a, int do_fake)
\r
547 if(a<Pico.romsize && m68ki_cpu_p==&PicoCpuMM68k) return *(u8 *)(Pico.rom+(a^1)); // Rom
\r
548 #ifdef EMU_CORE_DEBUG
\r
549 if(do_fake&&((ppop&0x3f)==0x3a||(ppop&0x3f)==0x3b)) return lastread_d[lrp_mus++&15];
\r
551 if(PicoMCD&1) return m68k_read_pcrelative_CD8(a);
\r
552 if((a&0xe00000)==0xe00000) return *(u8 *)(Pico.ram+((a^1)&0xffff)); // Ram
\r
555 static unsigned int m68k_read_16(unsigned int a, int do_fake)
\r
558 if(a<Pico.romsize && m68ki_cpu_p==&PicoCpuMM68k) return *(u16 *)(Pico.rom+(a&~1)); // Rom
\r
559 #ifdef EMU_CORE_DEBUG
\r
560 if(do_fake&&((ppop&0x3f)==0x3a||(ppop&0x3f)==0x3b)) return lastread_d[lrp_mus++&15];
\r
562 if(PicoMCD&1) return m68k_read_pcrelative_CD16(a);
\r
563 if((a&0xe00000)==0xe00000) return *(u16 *)(Pico.ram+(a&0xfffe)); // Ram
\r
566 static unsigned int m68k_read_32(unsigned int a, int do_fake)
\r
569 if(a<Pico.romsize && m68ki_cpu_p==&PicoCpuMM68k) { u16 *pm=(u16 *)(Pico.rom+(a&~1)); return (pm[0]<<16)|pm[1]; }
\r
570 #ifdef EMU_CORE_DEBUG
\r
571 if(do_fake&&((ppop&0x3f)==0x3a||(ppop&0x3f)==0x3b)) return lastread_d[lrp_mus++&15];
\r
573 if(PicoMCD&1) return m68k_read_pcrelative_CD32(a);
\r
574 if((a&0xe00000)==0xe00000) { u16 *pm=(u16 *)(Pico.ram+(a&0xfffe)); return (pm[0]<<16)|pm[1]; } // Ram
\r
578 unsigned int m68k_read_pcrelative_8 (unsigned int a) { return m68k_read_8 (a, 1); }
\r
579 unsigned int m68k_read_pcrelative_16(unsigned int a) { return m68k_read_16(a, 1); }
\r
580 unsigned int m68k_read_pcrelative_32(unsigned int a) { return m68k_read_32(a, 1); }
\r
581 unsigned int m68k_read_immediate_16(unsigned int a) { return m68k_read_16(a, 0); }
\r
582 unsigned int m68k_read_immediate_32(unsigned int a) { return m68k_read_32(a, 0); }
\r
583 unsigned int m68k_read_disassembler_8 (unsigned int a) { return m68k_read_8 (a, 0); }
\r
584 unsigned int m68k_read_disassembler_16(unsigned int a) { return m68k_read_16(a, 0); }
\r
585 unsigned int m68k_read_disassembler_32(unsigned int a) { return m68k_read_32(a, 0); }
\r
587 #ifdef EMU_CORE_DEBUG
\r
589 unsigned int m68k_read_memory_8(unsigned int a)
\r
592 if (a<Pico.romsize && m68ki_cpu_p==&PicoCpuMM68k)
\r
593 d = *(u8 *) (Pico.rom+(a^1));
\r
594 else d = (u8) lastread_d[lrp_mus++&15];
\r
596 dprintf("r8_mu : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
600 unsigned int m68k_read_memory_16(unsigned int a)
\r
603 if (a<Pico.romsize && m68ki_cpu_p==&PicoCpuMM68k)
\r
604 d = *(u16 *)(Pico.rom+(a&~1));
\r
605 else d = (u16) lastread_d[lrp_mus++&15];
\r
607 dprintf("r16_mu: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
611 unsigned int m68k_read_memory_32(unsigned int a)
\r
614 if (a<Pico.romsize && m68ki_cpu_p==&PicoCpuMM68k)
\r
615 { u16 *pm=(u16 *)(Pico.rom+(a&~1));d=(pm[0]<<16)|pm[1]; }
\r
616 else if (a <= 0x78) d = m68k_read_32(a, 0);
\r
617 else d = lastread_d[lrp_mus++&15];
\r
619 dprintf("r32_mu: %06x, %08x @%06x", a&0xffffff, d, SekPc);
\r
624 // ignore writes, Cyclone already done that
\r
625 void m68k_write_memory_8(unsigned int address, unsigned int value) { lastwrite_mus_d[lwp_mus++&15] = value; }
\r
626 void m68k_write_memory_16(unsigned int address, unsigned int value) { lastwrite_mus_d[lwp_mus++&15] = value; }
\r
627 void m68k_write_memory_32(unsigned int address, unsigned int value) { lastwrite_mus_d[lwp_mus++&15] = value; }
\r
629 unsigned char PicoReadCD8w (unsigned int a);
\r
630 unsigned short PicoReadCD16w(unsigned int a);
\r
631 unsigned int PicoReadCD32w(unsigned int a);
\r
632 void PicoWriteCD8w (unsigned int a, unsigned char d);
\r
633 void PicoWriteCD16w(unsigned int a, unsigned short d);
\r
634 void PicoWriteCD32w(unsigned int a, unsigned int d);
\r
636 /* it appears that Musashi doesn't always mask the unused bits */
\r
637 unsigned int m68k_read_memory_8(unsigned int address)
\r
639 unsigned int d = (PicoMCD&1) ? PicoReadCD8w(address) : PicoRead8(address);
\r
643 unsigned int m68k_read_memory_16(unsigned int address)
\r
645 unsigned int d = (PicoMCD&1) ? PicoReadCD16w(address) : PicoRead16(address);
\r
649 unsigned int m68k_read_memory_32(unsigned int address)
\r
651 return (PicoMCD&1) ? PicoReadCD32w(address) : PicoRead32(address);
\r
654 void m68k_write_memory_8(unsigned int address, unsigned int value)
\r
656 if (PicoMCD&1) PicoWriteCD8w(address, (u8)value); else PicoWrite8(address, (u8)value);
\r
659 void m68k_write_memory_16(unsigned int address, unsigned int value)
\r
661 if (PicoMCD&1) PicoWriteCD16w(address,(u16)value); else PicoWrite16(address,(u16)value);
\r
664 void m68k_write_memory_32(unsigned int address, unsigned int value)
\r
666 if (PicoMCD&1) PicoWriteCD32w(address, value); else PicoWrite32(address, value);
\r
672 // -----------------------------------------------------------------
\r
675 PICO_INTERNAL unsigned char z80_read(unsigned short a)
\r
679 if ((a>>13)==2) // 0x4000-0x5fff (Charles MacDonald)
\r
681 if (PicoOpt&1) ret = (u8) YM2612Read();
\r
688 addr68k=Pico.m.z80_bank68k<<15;
\r
691 ret = (u8) PicoRead8(addr68k);
\r
692 elprintf(EL_Z80BNK, "z80->68k r8 [%06x] %02x", addr68k, ret);
\r
696 // should not be needed, cores should be able to access RAM themselves
\r
697 if (a<0x4000) return Pico.zram[a&0x1fff];
\r
699 elprintf(EL_ANOMALY, "z80 invalid r8 [%06x] %02x", a, ret);
\r
704 PICO_INTERNAL_ASM void z80_write(unsigned char data, unsigned short a)
\r
706 PICO_INTERNAL_ASM void z80_write(unsigned int a, unsigned char data)
\r
709 if ((a>>13)==2) // 0x4000-0x5fff (Charles MacDonald)
\r
711 if(PicoOpt&1) emustatus|=YM2612Write(a, data) & 1;
\r
715 if ((a&0xfff9)==0x7f11) // 7f11 7f13 7f15 7f17
\r
717 if(PicoOpt&2) SN76496Write(data);
\r
723 Pico.m.z80_bank68k>>=1;
\r
724 Pico.m.z80_bank68k|=(data&1)<<8;
\r
725 Pico.m.z80_bank68k&=0x1ff; // 9 bits and filled in the new top one
\r
732 addr68k=Pico.m.z80_bank68k<<15;
\r
734 elprintf(EL_Z80BNK, "z80->68k w8 [%06x] %02x", addr68k, data);
\r
735 PicoWrite8(addr68k, data);
\r
739 // should not be needed
\r
740 if (a<0x4000) { Pico.zram[a&0x1fff]=data; return; }
\r
742 elprintf(EL_ANOMALY, "z80 invalid w8 [%06x] %02x", a, data);
\r
746 PICO_INTERNAL unsigned short z80_read16(unsigned short a)
\r
748 return (u16) ( (u16)z80_read(a) | ((u16)z80_read((u16)(a+1))<<8) );
\r
751 PICO_INTERNAL void z80_write16(unsigned short data, unsigned short a)
\r
753 z80_write((unsigned char) data,a);
\r
754 z80_write((unsigned char)(data>>8),(u16)(a+1));
\r