1 /***********************************************************
\r
3 * This source is taken from the Gens project *
\r
4 * Written by Stéphane Dallongeville *
\r
5 * Copyright (c) 2002 by Stéphane Dallongeville *
\r
6 * Modified/adapted for Picodrive by notaz, 2007 *
\r
8 ***********************************************************/
\r
10 #include "../PicoInt.h"
\r
12 #define cdprintf dprintf
\r
13 //#define cdprintf(x...)
\r
16 #define CDC_DMA_SPEED 256
\r
19 static void CDD_Reset(void)
\r
23 memset(Pico_mcd->s68k_regs+0x34, 0, 2*2); // CDD.Fader, CDD.Control
\r
24 Pico_mcd->cdd.Status = 0;
\r
25 Pico_mcd->cdd.Minute = 0;
\r
26 Pico_mcd->cdd.Seconde = 0;
\r
27 Pico_mcd->cdd.Frame = 0;
\r
28 Pico_mcd->cdd.Ext = 0;
\r
30 // clear receive status and transfer command
\r
31 memset(Pico_mcd->s68k_regs+0x38, 0, 20);
\r
32 Pico_mcd->s68k_regs[0x38+9] = 0xF; // Default checksum
\r
36 static void CDC_Reset(void)
\r
40 memset(Pico_mcd->cdc.Buffer, 0, sizeof(Pico_mcd->cdc.Buffer));
\r
42 Pico_mcd->cdc.COMIN = 0;
\r
43 Pico_mcd->cdc.IFSTAT = 0xFF;
\r
44 Pico_mcd->cdc.DAC.N = 0;
\r
45 Pico_mcd->cdc.DBC.N = 0;
\r
46 Pico_mcd->cdc.HEAD.N = 0x01000000;
\r
47 Pico_mcd->cdc.PT.N = 0;
\r
48 Pico_mcd->cdc.WA.N = 2352 * 2;
\r
49 Pico_mcd->cdc.STAT.N = 0x00000080;
\r
50 Pico_mcd->cdc.SBOUT = 0;
\r
51 Pico_mcd->cdc.IFCTRL = 0;
\r
52 Pico_mcd->cdc.CTRL.N = 0;
\r
54 Pico_mcd->cdc.Decode_Reg_Read = 0;
\r
55 Pico_mcd->scd.Status_CDC &= ~0x08;
\r
59 void LC89510_Reset(void)
\r
64 // clear DMA_Adr & Stop_Watch
\r
65 memset(Pico_mcd->s68k_regs + 0xA, 0, 4);
\r
69 void Update_CDC_TRansfer(int which)
\r
71 unsigned int DMA_Adr, dep, length;
\r
72 unsigned short *dest;
\r
75 if (Pico_mcd->cdc.DBC.N <= (CDC_DMA_SPEED * 2))
\r
77 length = (Pico_mcd->cdc.DBC.N + 1) >> 1;
\r
78 Pico_mcd->scd.Status_CDC &= ~0x08; // Last transfer
\r
79 Pico_mcd->s68k_regs[4] |= 0x80; // End data transfer
\r
80 Pico_mcd->s68k_regs[4] &= ~0x40; // no more data ready
\r
81 Pico_mcd->cdc.IFSTAT |= 0x08; // No more data transfer in progress
\r
83 if (Pico_mcd->cdc.IFCTRL & 0x40) // DTEIEN = Data Trasnfer End Interrupt Enable ?
\r
85 Pico_mcd->cdc.IFSTAT &= ~0x40;
\r
87 if (Pico_mcd->s68k_regs[0x33] & (1<<5))
\r
89 dprintf("cdc DTE irq 5");
\r
90 SekInterruptS68k(5);
\r
94 else length = CDC_DMA_SPEED;
\r
97 // TODO: dst bounds checking?
\r
98 src = Pico_mcd->cdc.Buffer + Pico_mcd->cdc.DAC.N;
\r
99 DMA_Adr = (Pico_mcd->s68k_regs[0xA]<<8) | Pico_mcd->s68k_regs[0xB];
\r
101 if (which == 7) // WORD RAM
\r
103 if (Pico_mcd->s68k_regs[3] & 4)
\r
105 // test: Final Fight
\r
106 int bank = !(Pico_mcd->s68k_regs[3]&1);
\r
107 dep = ((DMA_Adr & 0x3FFF) << 3);
\r
108 cdprintf("CD DMA # %04x -> word_ram1M # %06x, len=%i",
\r
109 Pico_mcd->cdc.DAC.N, dep, length);
\r
111 dest = (unsigned short *) (Pico_mcd->word_ram1M[bank] + dep);
\r
113 memcpy16bswap(dest, src, length);
\r
116 unsigned char *b1 = Pico_mcd->word_ram1M[bank] + dep;
\r
117 unsigned char *b2 = (unsigned char *)(dest+length) - 8;
\r
118 dprintf("%02x %02x %02x %02x .. %02x %02x %02x %02x",
\r
119 b1[0], b1[1], b1[4], b1[5], b2[0], b2[1], b2[4], b2[5]);
\r
124 dep = ((DMA_Adr & 0x7FFF) << 3);
\r
125 cdprintf("CD DMA # %04x -> word_ram2M # %06x, len=%i",
\r
126 Pico_mcd->cdc.DAC.N, dep, length);
\r
127 dest = (unsigned short *) (Pico_mcd->word_ram2M + dep);
\r
129 memcpy16bswap(dest, src, length);
\r
132 unsigned char *b1 = Pico_mcd->word_ram2M + dep;
\r
133 unsigned char *b2 = (unsigned char *)(dest+length) - 4;
\r
134 dprintf("%02x %02x %02x %02x .. %02x %02x %02x %02x",
\r
135 b1[0], b1[1], b1[2], b1[3], b2[0], b2[1], b2[2], b2[3]);
\r
139 else if (which == 4) // PCM RAM (check: popful Mail)
\r
141 dep = (DMA_Adr & 0x03FF) << 2;
\r
142 dprintf("CD DMA # %04x -> PCM[%i] # %04x, len=%i",
\r
143 Pico_mcd->cdc.DAC.N, Pico_mcd->pcm.bank, dep, length);
\r
144 dest = (unsigned short *) (Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank] + dep);
\r
146 if (Pico_mcd->cdc.DAC.N & 1) /* unaligned src? */
\r
147 memcpy(dest, src, length*2);
\r
148 else memcpy16(dest, (unsigned short *) src, length);
\r
150 else if (which == 5) // PRG RAM
\r
152 dep = DMA_Adr << 3;
\r
153 dest = (unsigned short *) (Pico_mcd->prg_ram + dep);
\r
154 cdprintf("CD DMA # %04x -> prg_ram # %06x, len=%i",
\r
155 Pico_mcd->cdc.DAC.N, dep, length);
\r
157 memcpy16bswap(dest, src, length);
\r
160 unsigned char *b1 = Pico_mcd->prg_ram + dep;
\r
161 unsigned char *b2 = (unsigned char *)(dest+length) - 4;
\r
162 dprintf("%02x %02x %02x %02x .. %02x %02x %02x %02x",
\r
163 b1[0], b1[1], b1[2], b1[3], b2[0], b2[1], b2[2], b2[3]);
\r
168 Pico_mcd->cdc.DAC.N = (Pico_mcd->cdc.DAC.N + length) & 0xFFFF;
\r
169 if (Pico_mcd->scd.Status_CDC & 0x08) Pico_mcd->cdc.DBC.N -= length;
\r
170 else Pico_mcd->cdc.DBC.N = 0;
\r
174 if (which != 4) length >>= 1;
\r
176 Pico_mcd->s68k_regs[0xA] = DMA_Adr >> 8;
\r
177 Pico_mcd->s68k_regs[0xB] = DMA_Adr;
\r
181 unsigned short Read_CDC_Host(int is_sub)
\r
185 if (!(Pico_mcd->scd.Status_CDC & 0x08))
\r
187 // Transfer data disabled
\r
188 cdprintf("Read_CDC_Host FIXME: Transfer data disabled");
\r
192 if ((is_sub && (Pico_mcd->s68k_regs[4] & 7) != 3) ||
\r
193 (!is_sub && (Pico_mcd->s68k_regs[4] & 7) != 2))
\r
196 cdprintf("Read_CDC_Host FIXME: Wrong setting");
\r
200 Pico_mcd->cdc.DBC.N -= 2;
\r
202 if (Pico_mcd->cdc.DBC.N <= 0)
\r
204 Pico_mcd->cdc.DBC.N = 0;
\r
205 Pico_mcd->scd.Status_CDC &= ~0x08; // Last transfer
\r
206 Pico_mcd->s68k_regs[4] |= 0x80; // End data transfer
\r
207 Pico_mcd->s68k_regs[4] &= ~0x40; // no more data ready
\r
208 Pico_mcd->cdc.IFSTAT |= 0x08; // No more data transfer in progress
\r
210 if (Pico_mcd->cdc.IFCTRL & 0x40) // DTEIEN = Data Transfer End Interrupt Enable ?
\r
212 Pico_mcd->cdc.IFSTAT &= ~0x40;
\r
214 if (Pico_mcd->s68k_regs[0x33]&(1<<5)) {
\r
215 dprintf("m68k: s68k irq 5");
\r
216 SekInterruptS68k(5);
\r
219 cdprintf("CDC - DTE interrupt");
\r
223 addr = Pico_mcd->cdc.DAC.N;
\r
224 Pico_mcd->cdc.DAC.N += 2;
\r
226 cdprintf("Read_CDC_Host sub=%i d=%04x dac=%04x dbc=%04x", is_sub,
\r
227 (Pico_mcd->cdc.Buffer[addr]<<8) | Pico_mcd->cdc.Buffer[addr+1], Pico_mcd->cdc.DAC.N, Pico_mcd->cdc.DBC.N);
\r
229 return (Pico_mcd->cdc.Buffer[addr]<<8) | Pico_mcd->cdc.Buffer[addr+1];
\r
234 mov esi, Pico_mcd->cdc.DAC.N
\r
235 lea ebx, Pico_mcd->cdc.Buffer
\r
237 mov ax, [ebx + esi]
\r
240 mov Pico_mcd->cdc.DAC.N, esi
\r
247 void CDC_Update_Header(void)
\r
249 if (Pico_mcd->cdc.CTRL.B.B1 & 0x01) // Sub-Header wanted ?
\r
251 Pico_mcd->cdc.HEAD.B.B0 = 0;
\r
252 Pico_mcd->cdc.HEAD.B.B1 = 0;
\r
253 Pico_mcd->cdc.HEAD.B.B2 = 0;
\r
254 Pico_mcd->cdc.HEAD.B.B3 = 0;
\r
260 LBA_to_MSF(Pico_mcd->scd.Cur_LBA, &MSF);
\r
262 Pico_mcd->cdc.HEAD.B.B0 = INT_TO_BCDB(MSF.M);
\r
263 Pico_mcd->cdc.HEAD.B.B1 = INT_TO_BCDB(MSF.S);
\r
264 Pico_mcd->cdc.HEAD.B.B2 = INT_TO_BCDB(MSF.F);
\r
265 Pico_mcd->cdc.HEAD.B.B3 = 0x01;
\r
270 unsigned char CDC_Read_Reg(void)
\r
274 switch(Pico_mcd->s68k_regs[5] & 0xF)
\r
277 cdprintf("CDC read reg 00 = %.2X", Pico_mcd->cdc.COMIN);
\r
279 Pico_mcd->s68k_regs[5] = 0x1;
\r
280 return Pico_mcd->cdc.COMIN;
\r
282 case 0x1: // IFSTAT
\r
283 cdprintf("CDC read reg 01 = %.2X", Pico_mcd->cdc.IFSTAT);
\r
285 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 1); // Reg 1 (decoding)
\r
286 Pico_mcd->s68k_regs[5] = 0x2;
\r
287 return Pico_mcd->cdc.IFSTAT;
\r
290 cdprintf("CDC read reg 02 = %.2X", Pico_mcd->cdc.DBC.B.L);
\r
292 Pico_mcd->s68k_regs[5] = 0x3;
\r
293 return Pico_mcd->cdc.DBC.B.L;
\r
296 cdprintf("CDC read reg 03 = %.2X", Pico_mcd->cdc.DBC.B.H);
\r
298 Pico_mcd->s68k_regs[5] = 0x4;
\r
299 return Pico_mcd->cdc.DBC.B.H;
\r
302 cdprintf("CDC read reg 04 = %.2X", Pico_mcd->cdc.HEAD.B.B0);
\r
304 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 4); // Reg 4 (decoding)
\r
305 Pico_mcd->s68k_regs[5] = 0x5;
\r
306 return Pico_mcd->cdc.HEAD.B.B0;
\r
309 cdprintf("CDC read reg 05 = %.2X", Pico_mcd->cdc.HEAD.B.B1);
\r
311 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 5); // Reg 5 (decoding)
\r
312 Pico_mcd->s68k_regs[5] = 0x6;
\r
313 return Pico_mcd->cdc.HEAD.B.B1;
\r
316 cdprintf("CDC read reg 06 = %.2X", Pico_mcd->cdc.HEAD.B.B2);
\r
318 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 6); // Reg 6 (decoding)
\r
319 Pico_mcd->s68k_regs[5] = 0x7;
\r
320 return Pico_mcd->cdc.HEAD.B.B2;
\r
323 cdprintf("CDC read reg 07 = %.2X", Pico_mcd->cdc.HEAD.B.B3);
\r
325 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 7); // Reg 7 (decoding)
\r
326 Pico_mcd->s68k_regs[5] = 0x8;
\r
327 return Pico_mcd->cdc.HEAD.B.B3;
\r
330 cdprintf("CDC read reg 08 = %.2X", Pico_mcd->cdc.PT.B.L);
\r
332 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 8); // Reg 8 (decoding)
\r
333 Pico_mcd->s68k_regs[5] = 0x9;
\r
334 return Pico_mcd->cdc.PT.B.L;
\r
337 cdprintf("CDC read reg 09 = %.2X", Pico_mcd->cdc.PT.B.H);
\r
339 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 9); // Reg 9 (decoding)
\r
340 Pico_mcd->s68k_regs[5] = 0xA;
\r
341 return Pico_mcd->cdc.PT.B.H;
\r
344 cdprintf("CDC read reg 10 = %.2X", Pico_mcd->cdc.WA.B.L);
\r
346 Pico_mcd->s68k_regs[5] = 0xB;
\r
347 return Pico_mcd->cdc.WA.B.L;
\r
350 cdprintf("CDC read reg 11 = %.2X", Pico_mcd->cdc.WA.B.H);
\r
352 Pico_mcd->s68k_regs[5] = 0xC;
\r
353 return Pico_mcd->cdc.WA.B.H;
\r
356 cdprintf("CDC read reg 12 = %.2X", Pico_mcd->cdc.STAT.B.B0);
\r
358 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 12); // Reg 12 (decoding)
\r
359 Pico_mcd->s68k_regs[5] = 0xD;
\r
360 return Pico_mcd->cdc.STAT.B.B0;
\r
363 cdprintf("CDC read reg 13 = %.2X", Pico_mcd->cdc.STAT.B.B1);
\r
365 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 13); // Reg 13 (decoding)
\r
366 Pico_mcd->s68k_regs[5] = 0xE;
\r
367 return Pico_mcd->cdc.STAT.B.B1;
\r
370 cdprintf("CDC read reg 14 = %.2X", Pico_mcd->cdc.STAT.B.B2);
\r
372 Pico_mcd->cdc.Decode_Reg_Read |= (1 << 14); // Reg 14 (decoding)
\r
373 Pico_mcd->s68k_regs[5] = 0xF;
\r
374 return Pico_mcd->cdc.STAT.B.B2;
\r
377 cdprintf("CDC read reg 15 = %.2X", Pico_mcd->cdc.STAT.B.B3);
\r
379 ret = Pico_mcd->cdc.STAT.B.B3;
\r
380 Pico_mcd->cdc.IFSTAT |= 0x20; // decoding interrupt flag cleared
\r
381 if ((Pico_mcd->cdc.CTRL.B.B0 & 0x80) && (Pico_mcd->cdc.IFCTRL & 0x20))
\r
383 if ((Pico_mcd->cdc.Decode_Reg_Read & 0x73F2) == 0x73F2)
\r
384 Pico_mcd->cdc.STAT.B.B3 = 0x80;
\r
393 void CDC_Write_Reg(unsigned char Data)
\r
395 cdprintf("CDC write reg%02d = %.2X", Pico_mcd->s68k_regs[5] & 0xF, Data);
\r
397 switch (Pico_mcd->s68k_regs[5] & 0xF)
\r
400 Pico_mcd->s68k_regs[5] = 0x1;
\r
401 Pico_mcd->cdc.SBOUT = Data;
\r
405 case 0x1: // IFCTRL
\r
406 Pico_mcd->s68k_regs[5] = 0x2;
\r
407 Pico_mcd->cdc.IFCTRL = Data;
\r
409 if ((Pico_mcd->cdc.IFCTRL & 0x02) == 0) // Stop data transfer
\r
411 Pico_mcd->cdc.DBC.N = 0;
\r
412 Pico_mcd->scd.Status_CDC &= ~0x08;
\r
413 Pico_mcd->cdc.IFSTAT |= 0x08; // No more data transfer in progress
\r
418 Pico_mcd->s68k_regs[5] = 0x3;
\r
419 Pico_mcd->cdc.DBC.B.L = Data;
\r
424 Pico_mcd->s68k_regs[5] = 0x4;
\r
425 Pico_mcd->cdc.DBC.B.H = Data;
\r
430 Pico_mcd->s68k_regs[5] = 0x5;
\r
431 Pico_mcd->cdc.DAC.B.L = Data;
\r
436 Pico_mcd->s68k_regs[5] = 0x6;
\r
437 Pico_mcd->cdc.DAC.B.H = Data;
\r
442 if (Pico_mcd->cdc.IFCTRL & 0x02) // Data transfer enable ?
\r
444 Pico_mcd->cdc.IFSTAT &= ~0x08; // Data transfer in progress
\r
445 Pico_mcd->scd.Status_CDC |= 0x08; // Data transfer in progress
\r
446 Pico_mcd->s68k_regs[4] &= 0x7F; // A data transfer start
\r
448 cdprintf("************** Starting Data Transfer ***********");
\r
449 cdprintf("RS0 = %.4X DAC = %.4X DBC = %.4X DMA adr = %.4X\n\n", Pico_mcd->s68k_regs[4]<<8,
\r
450 Pico_mcd->cdc.DAC.N, Pico_mcd->cdc.DBC.N, (Pico_mcd->s68k_regs[0xA]<<8) | Pico_mcd->s68k_regs[0xB]);
\r
455 Pico_mcd->cdc.IFSTAT |= 0x40; // end data transfer interrupt flag cleared
\r
459 Pico_mcd->s68k_regs[5] = 0x9;
\r
460 Pico_mcd->cdc.WA.B.L = Data;
\r
465 Pico_mcd->s68k_regs[5] = 0xA;
\r
466 Pico_mcd->cdc.WA.B.H = Data;
\r
471 Pico_mcd->s68k_regs[5] = 0xB;
\r
472 Pico_mcd->cdc.CTRL.B.B0 = Data;
\r
477 Pico_mcd->s68k_regs[5] = 0xC;
\r
478 Pico_mcd->cdc.CTRL.B.B1 = Data;
\r
483 Pico_mcd->s68k_regs[5] = 0xD;
\r
484 Pico_mcd->cdc.PT.B.L = Data;
\r
489 Pico_mcd->s68k_regs[5] = 0xE;
\r
490 Pico_mcd->cdc.PT.B.H = Data;
\r
495 Pico_mcd->cdc.CTRL.B.B2 = Data;
\r
505 static int bswapwrite(int a, unsigned short d)
\r
507 *(unsigned short *)(Pico_mcd->s68k_regs + a) = (d>>8)|(d<<8);
\r
508 return d + (d >> 8);
\r
511 void CDD_Export_Status(void)
\r
515 csum = bswapwrite( 0x38+0, Pico_mcd->cdd.Status);
\r
516 csum += bswapwrite( 0x38+2, Pico_mcd->cdd.Minute);
\r
517 csum += bswapwrite( 0x38+4, Pico_mcd->cdd.Seconde);
\r
518 csum += bswapwrite( 0x38+6, Pico_mcd->cdd.Frame);
\r
519 Pico_mcd->s68k_regs[0x38+8] = Pico_mcd->cdd.Ext;
\r
520 csum += Pico_mcd->cdd.Ext;
\r
521 Pico_mcd->s68k_regs[0x38+9] = ~csum & 0xf;
\r
523 Pico_mcd->s68k_regs[0x37] &= 3; // CDD.Control
\r
525 if (Pico_mcd->s68k_regs[0x33] & (1<<4))
\r
527 dprintf("cdd export irq 4");
\r
528 SekInterruptS68k(4);
\r
531 // cdprintf("CDD exported status\n");
\r
532 cdprintf("out: Status=%.4X, Minute=%.4X, Second=%.4X, Frame=%.4X Checksum=%.4X",
\r
533 (Pico_mcd->s68k_regs[0x38+0] << 8) | Pico_mcd->s68k_regs[0x38+1],
\r
534 (Pico_mcd->s68k_regs[0x38+2] << 8) | Pico_mcd->s68k_regs[0x38+3],
\r
535 (Pico_mcd->s68k_regs[0x38+4] << 8) | Pico_mcd->s68k_regs[0x38+5],
\r
536 (Pico_mcd->s68k_regs[0x38+6] << 8) | Pico_mcd->s68k_regs[0x38+7],
\r
537 (Pico_mcd->s68k_regs[0x38+8] << 8) | Pico_mcd->s68k_regs[0x38+9]);
\r
541 void CDD_Import_Command(void)
\r
543 // cdprintf("CDD importing command\n");
\r
544 cdprintf("in: Command=%.4X, Minute=%.4X, Second=%.4X, Frame=%.4X Checksum=%.4X",
\r
545 (Pico_mcd->s68k_regs[0x38+10+0] << 8) | Pico_mcd->s68k_regs[0x38+10+1],
\r
546 (Pico_mcd->s68k_regs[0x38+10+2] << 8) | Pico_mcd->s68k_regs[0x38+10+3],
\r
547 (Pico_mcd->s68k_regs[0x38+10+4] << 8) | Pico_mcd->s68k_regs[0x38+10+5],
\r
548 (Pico_mcd->s68k_regs[0x38+10+6] << 8) | Pico_mcd->s68k_regs[0x38+10+7],
\r
549 (Pico_mcd->s68k_regs[0x38+10+8] << 8) | Pico_mcd->s68k_regs[0x38+10+9]);
\r
551 switch (Pico_mcd->s68k_regs[0x38+10+0])
\r
553 case 0x0: // STATUS (?)
\r
554 Get_Status_CDD_c0();
\r
557 case 0x1: // STOP ALL (?)
\r
561 case 0x2: // GET TOC INFORMATIONS
\r
562 switch(Pico_mcd->s68k_regs[0x38+10+3])
\r
564 case 0x0: // get current position (MSF format)
\r
565 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00);
\r
569 case 0x1: // get elapsed time of current track played/scanned (relative MSF format)
\r
570 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 1;
\r
571 Get_Track_Pos_CDD_c21();
\r
574 case 0x2: // get current track in RS2-RS3
\r
575 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 2;
\r
576 Get_Current_Track_CDD_c22();
\r
579 case 0x3: // get total length (MSF format)
\r
580 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 3;
\r
581 Get_Total_Lenght_CDD_c23();
\r
584 case 0x4: // first & last track number
\r
585 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 4;
\r
586 Get_First_Last_Track_CDD_c24();
\r
589 case 0x5: // get track addresse (MSF format)
\r
590 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 5;
\r
591 Get_Track_Adr_CDD_c25();
\r
594 default : // invalid, then we return status
\r
595 Pico_mcd->cdd.Status = (Pico_mcd->cdd.Status & 0xFF00) | 0xF;
\r
596 Get_Status_CDD_c0();
\r
609 case 0x6: // PAUSE/STOP
\r
613 case 0x7: // RESUME
\r
617 case 0x8: // FAST FOWARD
\r
618 Fast_Foward_CDD_c8();
\r
621 case 0x9: // FAST REWIND
\r
622 Fast_Rewind_CDD_c9();
\r
625 case 0xA: // RECOVER INITIAL STATE (?)
\r
629 case 0xC: // CLOSE TRAY
\r
630 Close_Tray_CDD_cC();
\r
633 case 0xD: // OPEN TRAY
\r
634 Open_Tray_CDD_cD();
\r
637 default: // UNKNOWN
\r