1 // Memory I/O handlers for Sega/Mega CD.
\r
2 // Loosely based on Gens code.
\r
3 // (c) Copyright 2007, Grazvydas "notaz" Ignotas
\r
6 #include "../PicoInt.h"
\r
8 #include "../sound/ym2612.h"
\r
9 #include "../sound/sn76496.h"
\r
14 #ifndef UTYPES_DEFINED
\r
15 typedef unsigned char u8;
\r
16 typedef unsigned short u16;
\r
17 typedef unsigned int u32;
\r
18 #define UTYPES_DEFINED
\r
25 //#define rdprintf dprintf
\r
26 #define rdprintf(...)
\r
27 //#define wrdprintf dprintf
\r
28 #define wrdprintf(...)
\r
31 #ifdef EMU_CORE_DEBUG
\r
32 extern u32 lastread_a, lastread_d[16], lastwrite_cyc_d[16];
\r
33 extern int lrp_cyc, lwp_cyc;
\r
34 #undef USE_POLL_DETECT
\r
37 // -----------------------------------------------------------------
\r
40 #define POLL_LIMIT 16
\r
41 #define POLL_CYCLES 124
\r
42 // int m68k_poll_addr, m68k_poll_cnt;
\r
43 unsigned int s68k_poll_adclk, s68k_poll_cnt;
\r
45 #ifndef _ASM_CD_MEMORY_C
\r
46 static u32 m68k_reg_read16(u32 a)
\r
50 // dprintf("m68k_regs r%2i: [%02x] @%06x", realsize&~1, a+(realsize&1), SekPc);
\r
54 d = ((Pico_mcd->s68k_regs[0x33]<<13)&0x8000) | Pico_mcd->m.busreq; // here IFL2 is always 0, just like in Gens
\r
57 d = (Pico_mcd->s68k_regs[a]<<8) | (Pico_mcd->s68k_regs[a+1]&0xc7);
\r
58 // the DMNA delay must only be visible on s68k side (Lunar2, Silpheed)
\r
59 if (Pico_mcd->m.state_flags&2) { d &= ~1; d |= 2; }
\r
60 //printf("m68k_regs r3: %02x @%06x\n", (u8)d, SekPc);
\r
63 d = Pico_mcd->s68k_regs[4]<<8;
\r
66 d = *(u16 *)(Pico_mcd->bios + 0x72);
\r
69 d = Read_CDC_Host(0);
\r
72 elprintf(EL_UIO, "m68k FIXME: reserved read");
\r
75 d = Pico_mcd->m.timer_stopwatch >> 16;
\r
76 dprintf("m68k stopwatch timer read (%04x)", d);
\r
81 // comm flag/cmd/status (0xE-0x2F)
\r
82 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
86 elprintf(EL_UIO, "m68k_regs FIXME invalid read @ %02x", a);
\r
94 #ifndef _ASM_CD_MEMORY_C
\r
97 void m68k_reg_write8(u32 a, u32 d)
\r
100 // dprintf("m68k_regs w%2i: [%02x] %02x @%06x", realsize, a, d, SekPc);
\r
105 if ((d&1) && (Pico_mcd->s68k_regs[0x33]&(1<<2))) { elprintf(EL_INTS, "m68k: s68k irq 2"); SekInterruptS68k(2); }
\r
109 if (!(d&1)) Pico_mcd->m.state_flags |= 1; // reset pending, needed to be sure we fetch the right vectors on reset
\r
110 if ( (Pico_mcd->m.busreq&1) != (d&1)) dprintf("m68k: s68k reset %i", !(d&1));
\r
111 if ( (Pico_mcd->m.busreq&2) != (d&2)) dprintf("m68k: s68k brq %i", (d&2)>>1);
\r
112 if ((Pico_mcd->m.state_flags&1) && (d&3)==1) {
\r
113 SekResetS68k(); // S68k comes out of RESET or BRQ state
\r
114 Pico_mcd->m.state_flags&=~1;
\r
115 dprintf("m68k: resetting s68k, cycles=%i", SekCyclesLeft);
\r
117 Pico_mcd->m.busreq = d;
\r
120 dprintf("m68k: prg wp=%02x", d);
\r
121 Pico_mcd->s68k_regs[2] = d; // really use s68k side register
\r
124 u32 dold = Pico_mcd->s68k_regs[3]&0x1f;
\r
125 //printf("m68k_regs w3: %02x @%06x\n", (u8)d, SekPc);
\r
127 if ((dold>>6) != ((d>>6)&3))
\r
128 dprintf("m68k: prg bank: %i -> %i", (Pico_mcd->s68k_regs[a]>>6), ((d>>6)&3));
\r
129 //if ((Pico_mcd->s68k_regs[3]&4) != (d&4)) dprintf("m68k: ram mode %i mbit", (d&4) ? 1 : 2);
\r
130 //if ((Pico_mcd->s68k_regs[3]&2) != (d&2)) dprintf("m68k: %s", (d&4) ? ((d&2) ? "word swap req" : "noop?") :
\r
131 // ((d&2) ? "word ram to s68k" : "word ram to m68k"));
\r
133 d ^= 2; // writing 0 to DMNA actually sets it, 1 does nothing
\r
135 //dold &= ~2; // ??
\r
137 if ((d & 2) && !(dold & 2)) {
\r
138 Pico_mcd->m.state_flags |= 2; // we must delay setting DMNA bit (needed for Silpheed)
\r
142 if (d & 2) dold &= ~1; // return word RAM to s68k in 2M mode
\r
145 Pico_mcd->s68k_regs[3] = d | dold; // really use s68k side register
\r
146 #ifdef USE_POLL_DETECT
\r
147 if ((s68k_poll_adclk&0xfe) == 2 && s68k_poll_cnt > POLL_LIMIT) {
\r
148 SekSetStopS68k(0); s68k_poll_adclk = 0;
\r
149 elprintf(EL_CDPOLL, "s68k poll release, a=%02x", a);
\r
155 Pico_mcd->bios[0x72 + 1] = d; // simple hint vector changer
\r
158 Pico_mcd->bios[0x72] = d;
\r
159 dprintf("hint vector set to %08x", PicoRead32(0x70));
\r
162 d = (d << 1) | ((d >> 7) & 1); // rol8 1 (special case)
\r
164 //dprintf("m68k: comm flag: %02x", d);
\r
165 Pico_mcd->s68k_regs[0xe] = d;
\r
166 #ifdef USE_POLL_DETECT
\r
167 if ((s68k_poll_adclk&0xfe) == 0xe && s68k_poll_cnt > POLL_LIMIT) {
\r
168 SekSetStopS68k(0); s68k_poll_adclk = 0;
\r
169 elprintf(EL_CDPOLL, "s68k poll release, a=%02x", a);
\r
175 if ((a&0xf0) == 0x10) {
\r
176 Pico_mcd->s68k_regs[a] = d;
\r
177 #ifdef USE_POLL_DETECT
\r
178 if ((a&0xfe) == (s68k_poll_adclk&0xfe) && s68k_poll_cnt > POLL_LIMIT) {
\r
179 SekSetStopS68k(0); s68k_poll_adclk = 0;
\r
180 elprintf(EL_CDPOLL, "s68k poll release, a=%02x", a);
\r
186 elprintf(EL_UIO, "m68k FIXME: invalid write? [%02x] %02x", a, d);
\r
189 #ifndef _ASM_CD_MEMORY_C
\r
192 u32 s68k_poll_detect(u32 a, u32 d)
\r
194 #ifdef USE_POLL_DETECT
\r
195 // needed mostly for Cyclone, which doesn't always check it's cycle counter
\r
196 if (SekIsStoppedS68k()) return d;
\r
197 // polling detection
\r
198 if (a == (s68k_poll_adclk&0xff)) {
\r
199 unsigned int clkdiff = SekCyclesDoneS68k() - (s68k_poll_adclk>>8);
\r
200 if (clkdiff <= POLL_CYCLES) {
\r
202 //printf("-- diff: %u, cnt = %i\n", clkdiff, s68k_poll_cnt);
\r
203 if (s68k_poll_cnt > POLL_LIMIT) {
\r
205 elprintf(EL_CDPOLL, "s68k poll detected @ %06x, a=%02x", SekPcS68k, a);
\r
207 s68k_poll_adclk = (SekCyclesDoneS68k() << 8) | a;
\r
211 s68k_poll_adclk = (SekCyclesDoneS68k() << 8) | a;
\r
217 #define READ_FONT_DATA(basemask) \
\r
219 unsigned int fnt = *(unsigned int *)(Pico_mcd->s68k_regs + 0x4c); \
\r
220 unsigned int col0 = (fnt >> 8) & 0x0f, col1 = (fnt >> 12) & 0x0f; \
\r
221 if (fnt & (basemask << 0)) d = col1 ; else d = col0; \
\r
222 if (fnt & (basemask << 1)) d |= col1 << 4; else d |= col0 << 4; \
\r
223 if (fnt & (basemask << 2)) d |= col1 << 8; else d |= col0 << 8; \
\r
224 if (fnt & (basemask << 3)) d |= col1 << 12; else d |= col0 << 12; \
\r
228 #ifndef _ASM_CD_MEMORY_C
\r
231 u32 s68k_reg_read16(u32 a)
\r
235 // dprintf("s68k_regs r%2i: [%02x] @ %06x", realsize&~1, a+(realsize&1), SekPcS68k);
\r
239 return ((Pico_mcd->s68k_regs[0]&3)<<8) | 1; // ver = 0, not in reset state
\r
241 d = (Pico_mcd->s68k_regs[2]<<8) | (Pico_mcd->s68k_regs[3]&0x1f);
\r
242 //printf("s68k_regs r3: %02x @%06x\n", (u8)d, SekPcS68k);
\r
243 return s68k_poll_detect(a, d);
\r
245 return CDC_Read_Reg();
\r
247 return Read_CDC_Host(1); // Gens returns 0 here on byte reads
\r
249 d = Pico_mcd->m.timer_stopwatch >> 16;
\r
250 dprintf("s68k stopwatch timer read (%04x)", d);
\r
253 dprintf("s68k int3 timer read (%02x)", Pico_mcd->s68k_regs[31]);
\r
254 return Pico_mcd->s68k_regs[31];
\r
255 case 0x34: // fader
\r
256 return 0; // no busy bit
\r
257 case 0x50: // font data (check: Lunar 2, Silpheed)
\r
258 READ_FONT_DATA(0x00100000);
\r
261 READ_FONT_DATA(0x00010000);
\r
264 READ_FONT_DATA(0x10000000);
\r
267 READ_FONT_DATA(0x01000000);
\r
271 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
273 if (a >= 0x0e && a < 0x30)
\r
274 return s68k_poll_detect(a, d);
\r
279 #ifndef _ASM_CD_MEMORY_C
\r
282 void s68k_reg_write8(u32 a, u32 d)
\r
284 //dprintf("s68k_regs w%2i: [%02x] %02x @ %06x", realsize, a, d, SekPcS68k);
\r
286 // Warning: d might have upper bits set
\r
289 return; // only m68k can change WP
\r
291 int dold = Pico_mcd->s68k_regs[3];
\r
292 //printf("s68k_regs w3: %02x @%06x\n", (u8)d, SekPcS68k);
\r
296 if ((d ^ dold) & 5) {
\r
297 d &= ~2; // in case of mode or bank change we clear DMNA (m68k req) bit
\r
300 #ifdef _ASM_CD_MEMORY_C
\r
301 if ((d ^ dold) & 0x1d)
\r
302 PicoMemResetCDdecode(d);
\r
305 dprintf("wram mode 2M->1M");
\r
306 wram_2M_to_1M(Pico_mcd->word_ram2M);
\r
310 dprintf("wram mode 1M->2M");
\r
311 if (!(d&1)) { // it didn't set the ret bit, which means it doesn't want to give WRAM to m68k
\r
313 d |= (dold&1) ? 2 : 1; // then give it to the one which had bank0 in 1M mode
\r
315 wram_1M_to_2M(Pico_mcd->word_ram2M);
\r
320 if (d&1) d &= ~2; // return word RAM to m68k in 2M mode
\r
325 dprintf("s68k CDC dest: %x", d&7);
\r
326 Pico_mcd->s68k_regs[4] = (Pico_mcd->s68k_regs[4]&0xC0) | (d&7); // CDC mode
\r
329 //dprintf("s68k CDC reg addr: %x", d&0xf);
\r
335 dprintf("s68k set CDC dma addr");
\r
339 dprintf("s68k set stopwatch timer");
\r
340 Pico_mcd->m.timer_stopwatch = 0;
\r
343 Pico_mcd->s68k_regs[0xf] = (d>>1) | (d<<7); // ror8 1, Gens note: Dragons lair
\r
346 dprintf("s68k set int3 timer: %02x", d);
\r
347 Pico_mcd->m.timer_int3 = (d & 0xff) << 16;
\r
349 case 0x33: // IRQ mask
\r
350 dprintf("s68k irq mask: %02x", d);
\r
351 if ((d&(1<<4)) && (Pico_mcd->s68k_regs[0x37]&4) && !(Pico_mcd->s68k_regs[0x33]&(1<<4))) {
\r
352 CDD_Export_Status();
\r
355 case 0x34: // fader
\r
356 Pico_mcd->s68k_regs[a] = (u8) d & 0x7f;
\r
359 return; // d/m bit is unsetable
\r
361 u32 d_old = Pico_mcd->s68k_regs[0x37];
\r
362 Pico_mcd->s68k_regs[0x37] = d&7;
\r
363 if ((d&4) && !(d_old&4)) {
\r
364 CDD_Export_Status();
\r
369 Pico_mcd->s68k_regs[a] = (u8) d;
\r
370 CDD_Import_Command();
\r
374 if ((a&0x1f0) == 0x10 || (a >= 0x38 && a < 0x42))
\r
376 elprintf(EL_UIO, "s68k FIXME: invalid write @ %02x?", a);
\r
380 Pico_mcd->s68k_regs[a] = (u8) d;
\r
384 static u32 OtherRead16End(u32 a, int realsize)
\r
388 #ifndef _ASM_CD_MEMORY_C
\r
389 if ((a&0xffffc0)==0xa12000) {
\r
390 d=m68k_reg_read16(a);
\r
395 if (SRam.data != NULL) d=3; // 64k cart
\r
399 if ((a&0xfe0000)==0x600000) {
\r
400 if (SRam.data != NULL) {
\r
401 d=SRam.data[((a>>1)&0xffff)+0x2000];
\r
402 if (realsize == 8) d|=d<<8;
\r
408 d=Pico_mcd->m.bcram_reg;
\r
413 elprintf(EL_UIO, "m68k FIXME: unusual r%i: %06x @%06x", realsize&~1, (a&0xfffffe)+(realsize&1), SekPc);
\r
415 #ifndef _ASM_CD_MEMORY_C
\r
422 static void OtherWrite8End(u32 a, u32 d, int realsize)
\r
424 #ifndef _ASM_CD_MEMORY_C
\r
425 if ((a&0xffffc0)==0xa12000) { m68k_reg_write8(a, d); return; }
\r
427 if ((a&0xfe0000)==0x600000) {
\r
428 if (SRam.data != NULL && (Pico_mcd->m.bcram_reg&1)) {
\r
429 SRam.data[((a>>1)&0xffff)+0x2000]=d;
\r
436 Pico_mcd->m.bcram_reg=d;
\r
441 elprintf(EL_UIO, "m68k FIXME: strange w%i: [%06x], %08x @%06x", realsize, a&0xffffff, d, SekPc);
\r
444 #ifndef _ASM_CD_MEMORY_C
\r
445 #define _CD_MEMORY_C
\r
446 #undef _ASM_MEMORY_C
\r
447 #include "../MemoryCmn.c"
\r
448 #include "cell_map.c"
\r
452 // -----------------------------------------------------------------
\r
453 // Read Rom and read Ram
\r
455 #ifdef _ASM_CD_MEMORY_C
\r
456 u32 PicoReadM68k8(u32 a);
\r
458 u32 PicoReadM68k8(u32 a)
\r
466 case 0x00>>1: // BIOS: 000000 - 020000
\r
467 d = *(u8 *)(Pico_mcd->bios+(a^1));
\r
469 case 0x02>>1: // prg RAM
\r
470 if ((Pico_mcd->m.busreq&3)!=1) {
\r
471 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
472 d = *(prg_bank+((a^1)&0x1ffff));
\r
475 case 0x20>>1: // word RAM: 200000 - 220000
\r
476 wrdprintf("m68k_wram r8: [%06x] @%06x", a, SekPc);
\r
478 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
479 int bank = Pico_mcd->s68k_regs[3]&1;
\r
480 d = Pico_mcd->word_ram1M[bank][a^1];
\r
482 // allow access in any mode, like Gens does
\r
483 d = Pico_mcd->word_ram2M[a^1];
\r
485 wrdprintf("ret = %02x", (u8)d);
\r
487 case 0x22>>1: // word RAM: 220000 - 240000
\r
488 wrdprintf("m68k_wram r8: [%06x] @%06x", a, SekPc);
\r
489 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
490 int bank = Pico_mcd->s68k_regs[3]&1;
\r
491 a = (a&3) | (cell_map(a >> 2) << 2); // cell arranged
\r
492 d = Pico_mcd->word_ram1M[bank][a^1];
\r
494 // allow access in any mode, like Gens does
\r
495 d = Pico_mcd->word_ram2M[(a^1)&0x3ffff];
\r
497 wrdprintf("ret = %02x", (u8)d);
\r
499 case 0xc0>>1: case 0xc2>>1: case 0xc4>>1: case 0xc6>>1:
\r
500 case 0xc8>>1: case 0xca>>1: case 0xcc>>1: case 0xce>>1:
\r
501 case 0xd0>>1: case 0xd2>>1: case 0xd4>>1: case 0xd6>>1:
\r
502 case 0xd8>>1: case 0xda>>1: case 0xdc>>1: case 0xde>>1:
\r
504 if ((a&0xe700e0)==0xc00000)
\r
505 d=PicoVideoRead8(a);
\r
507 case 0xe0>>1: case 0xe2>>1: case 0xe4>>1: case 0xe6>>1:
\r
508 case 0xe8>>1: case 0xea>>1: case 0xec>>1: case 0xee>>1:
\r
509 case 0xf0>>1: case 0xf2>>1: case 0xf4>>1: case 0xf6>>1:
\r
510 case 0xf8>>1: case 0xfa>>1: case 0xfc>>1: case 0xfe>>1:
\r
512 d = *(u8 *)(Pico.ram+((a^1)&0xffff));
\r
515 if ((a&0xff4000)==0xa00000) { d=z80Read8(a); break; } // Z80 Ram
\r
516 if ((a&0xffffc0)==0xa12000)
\r
517 rdprintf("m68k_regs r8: [%02x] @%06x", a&0x3f, SekPc);
\r
519 d=OtherRead16(a&~1, 8|(a&1)); if ((a&1)==0) d>>=8;
\r
521 if ((a&0xffffc0)==0xa12000)
\r
522 rdprintf("ret = %02x", (u8)d);
\r
527 elprintf(EL_IO, "r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPc);
\r
528 #ifdef EMU_CORE_DEBUG
\r
529 if (a>=Pico.romsize) {
\r
531 lastread_d[lrp_cyc++&15] = d;
\r
539 #ifdef _ASM_CD_MEMORY_C
\r
540 u32 PicoReadM68k16(u32 a);
\r
542 static u32 PicoReadM68k16(u32 a)
\r
550 case 0x00>>1: // BIOS: 000000 - 020000
\r
551 d = *(u16 *)(Pico_mcd->bios+a);
\r
553 case 0x02>>1: // prg RAM
\r
554 if ((Pico_mcd->m.busreq&3)!=1) {
\r
555 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
556 wrdprintf("m68k_prgram r16: [%i,%06x] @%06x", Pico_mcd->s68k_regs[3]>>6, a, SekPc);
\r
557 d = *(u16 *)(prg_bank+(a&0x1fffe));
\r
558 wrdprintf("ret = %04x", d);
\r
561 case 0x20>>1: // word RAM: 200000 - 220000
\r
562 wrdprintf("m68k_wram r16: [%06x] @%06x", a, SekPc);
\r
564 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
565 int bank = Pico_mcd->s68k_regs[3]&1;
\r
566 d = *(u16 *)(Pico_mcd->word_ram1M[bank]+a);
\r
568 // allow access in any mode, like Gens does
\r
569 d = *(u16 *)(Pico_mcd->word_ram2M+a);
\r
571 wrdprintf("ret = %04x", d);
\r
573 case 0x22>>1: // word RAM: 220000 - 240000
\r
574 wrdprintf("m68k_wram r16: [%06x] @%06x", a, SekPc);
\r
575 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
576 int bank = Pico_mcd->s68k_regs[3]&1;
\r
577 a = (a&2) | (cell_map(a >> 2) << 2); // cell arranged
\r
578 d = *(u16 *)(Pico_mcd->word_ram1M[bank]+a);
\r
580 // allow access in any mode, like Gens does
\r
581 d = *(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe));
\r
583 wrdprintf("ret = %04x", d);
\r
585 case 0xc0>>1: case 0xc2>>1: case 0xc4>>1: case 0xc6>>1:
\r
586 case 0xc8>>1: case 0xca>>1: case 0xcc>>1: case 0xce>>1:
\r
587 case 0xd0>>1: case 0xd2>>1: case 0xd4>>1: case 0xd6>>1:
\r
588 case 0xd8>>1: case 0xda>>1: case 0xdc>>1: case 0xde>>1:
\r
590 if ((a&0xe700e0)==0xc00000)
\r
591 d=PicoVideoRead(a);
\r
593 case 0xe0>>1: case 0xe2>>1: case 0xe4>>1: case 0xe6>>1:
\r
594 case 0xe8>>1: case 0xea>>1: case 0xec>>1: case 0xee>>1:
\r
595 case 0xf0>>1: case 0xf2>>1: case 0xf4>>1: case 0xf6>>1:
\r
596 case 0xf8>>1: case 0xfa>>1: case 0xfc>>1: case 0xfe>>1:
\r
598 d=*(u16 *)(Pico.ram+(a&0xfffe));
\r
601 if ((a&0xffffc0)==0xa12000)
\r
602 rdprintf("m68k_regs r16: [%02x] @%06x", a&0x3f, SekPc);
\r
604 d = OtherRead16(a, 16);
\r
606 if ((a&0xffffc0)==0xa12000)
\r
607 rdprintf("ret = %04x", d);
\r
612 elprintf(EL_IO, "r16: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
613 #ifdef EMU_CORE_DEBUG
\r
614 if (a>=Pico.romsize) {
\r
616 lastread_d[lrp_cyc++&15] = d;
\r
624 #ifdef _ASM_CD_MEMORY_C
\r
625 u32 PicoReadM68k32(u32 a);
\r
627 static u32 PicoReadM68k32(u32 a)
\r
635 case 0x00>>1: { // BIOS: 000000 - 020000
\r
636 u16 *pm=(u16 *)(Pico_mcd->bios+a);
\r
637 d = (pm[0]<<16)|pm[1];
\r
640 case 0x02>>1: // prg RAM
\r
641 if ((Pico_mcd->m.busreq&3)!=1) {
\r
642 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
643 u16 *pm=(u16 *)(prg_bank+(a&0x1fffe));
\r
644 d = (pm[0]<<16)|pm[1];
\r
647 case 0x20>>1: // word RAM: 200000 - 220000
\r
648 wrdprintf("m68k_wram r32: [%06x] @%06x", a, SekPc);
\r
650 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
651 int bank = Pico_mcd->s68k_regs[3]&1;
\r
652 u16 *pm=(u16 *)(Pico_mcd->word_ram1M[bank]+a);
\r
653 d = (pm[0]<<16)|pm[1];
\r
655 // allow access in any mode, like Gens does
\r
656 u16 *pm=(u16 *)(Pico_mcd->word_ram2M+a);
\r
657 d = (pm[0]<<16)|pm[1];
\r
659 wrdprintf("ret = %08x", d);
\r
661 case 0x22>>1: // word RAM: 220000 - 240000
\r
662 wrdprintf("m68k_wram r32: [%06x] @%06x", a, SekPc);
\r
663 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode, cell arranged?
\r
665 int bank = Pico_mcd->s68k_regs[3]&1;
\r
666 a1 = (a&2) | (cell_map(a >> 2) << 2);
\r
667 if (a&2) a2 = cell_map((a+2) >> 2) << 2;
\r
669 d = *(u16 *)(Pico_mcd->word_ram1M[bank]+a1) << 16;
\r
670 d |= *(u16 *)(Pico_mcd->word_ram1M[bank]+a2);
\r
672 // allow access in any mode, like Gens does
\r
673 u16 *pm=(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe));
\r
674 d = (pm[0]<<16)|pm[1];
\r
676 wrdprintf("ret = %08x", d);
\r
678 case 0xc0>>1: case 0xc2>>1: case 0xc4>>1: case 0xc6>>1:
\r
679 case 0xc8>>1: case 0xca>>1: case 0xcc>>1: case 0xce>>1:
\r
680 case 0xd0>>1: case 0xd2>>1: case 0xd4>>1: case 0xd6>>1:
\r
681 case 0xd8>>1: case 0xda>>1: case 0xdc>>1: case 0xde>>1:
\r
683 d = (PicoVideoRead(a)<<16)|PicoVideoRead(a+2);
\r
685 case 0xe0>>1: case 0xe2>>1: case 0xe4>>1: case 0xe6>>1:
\r
686 case 0xe8>>1: case 0xea>>1: case 0xec>>1: case 0xee>>1:
\r
687 case 0xf0>>1: case 0xf2>>1: case 0xf4>>1: case 0xf6>>1:
\r
688 case 0xf8>>1: case 0xfa>>1: case 0xfc>>1: case 0xfe>>1: {
\r
690 u16 *pm=(u16 *)(Pico.ram+(a&0xfffe));
\r
691 d = (pm[0]<<16)|pm[1];
\r
695 if ((a&0xffffc0)==0xa12000)
\r
696 rdprintf("m68k_regs r32: [%02x] @%06x", a&0x3f, SekPc);
\r
698 d = (OtherRead16(a, 32)<<16)|OtherRead16(a+2, 32);
\r
700 if ((a&0xffffc0)==0xa12000)
\r
701 rdprintf("ret = %08x", d);
\r
706 elprintf(EL_IO, "r32: %06x, %08x @%06x", a&0xffffff, d, SekPc);
\r
707 #ifdef EMU_CORE_DEBUG
\r
708 if (a>=Pico.romsize) {
\r
710 lastread_d[lrp_cyc++&15] = d;
\r
718 // -----------------------------------------------------------------
\r
720 #ifdef _ASM_CD_MEMORY_C
\r
721 void PicoWriteM68k8(u32 a,u8 d);
\r
723 void PicoWriteM68k8(u32 a,u8 d)
\r
725 elprintf(EL_IO, "w8 : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
726 #ifdef EMU_CORE_DEBUG
\r
727 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
730 if ((a&0xe00000)==0xe00000) { // Ram
\r
731 *(u8 *)(Pico.ram+((a^1)&0xffff)) = d;
\r
736 if ((a&0xfe0000)==0x020000 && (Pico_mcd->m.busreq&3)!=1) {
\r
737 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
738 *(u8 *)(prg_bank+((a^1)&0x1ffff))=d;
\r
745 if ((a&0xfc0000)==0x200000) {
\r
746 wrdprintf("m68k_wram w8: [%06x] %02x @%06x", a, d, SekPc);
\r
747 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
748 int bank = Pico_mcd->s68k_regs[3]&1;
\r
750 a = (a&3) | (cell_map(a >> 2) << 2); // cell arranged
\r
752 *(u8 *)(Pico_mcd->word_ram1M[bank]+(a^1))=d;
\r
754 // allow access in any mode, like Gens does
\r
755 *(u8 *)(Pico_mcd->word_ram2M+((a^1)&0x3ffff))=d;
\r
760 if ((a&0xffffc0)==0xa12000) {
\r
761 rdprintf("m68k_regs w8: [%02x] %02x @%06x", a&0x3f, d, SekPc);
\r
762 m68k_reg_write8(a, d);
\r
771 #ifdef _ASM_CD_MEMORY_C
\r
772 void PicoWriteM68k16(u32 a,u16 d);
\r
774 static void PicoWriteM68k16(u32 a,u16 d)
\r
776 elprintf(EL_IO, "w16: %06x, %04x", a&0xffffff, d);
\r
777 #ifdef EMU_CORE_DEBUG
\r
778 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
781 if ((a&0xe00000)==0xe00000) { // Ram
\r
782 *(u16 *)(Pico.ram+(a&0xfffe))=d;
\r
787 if ((a&0xfe0000)==0x020000 && (Pico_mcd->m.busreq&3)!=1) {
\r
788 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
789 wrdprintf("m68k_prgram w16: [%i,%06x] %04x @%06x", Pico_mcd->s68k_regs[3]>>6, a, d, SekPc);
\r
790 *(u16 *)(prg_bank+(a&0x1fffe))=d;
\r
797 if ((a&0xfc0000)==0x200000) {
\r
798 wrdprintf("m68k_wram w16: [%06x] %04x @%06x", a, d, SekPc);
\r
799 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
800 int bank = Pico_mcd->s68k_regs[3]&1;
\r
802 a = (a&2) | (cell_map(a >> 2) << 2); // cell arranged
\r
804 *(u16 *)(Pico_mcd->word_ram1M[bank]+a)=d;
\r
806 // allow access in any mode, like Gens does
\r
807 *(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe))=d;
\r
813 if ((a&0xffffc0)==0xa12000) {
\r
814 rdprintf("m68k_regs w16: [%02x] %04x @%06x", a&0x3f, d, SekPc);
\r
815 if (a == 0xe) { // special case, 2 byte writes would be handled differently
\r
816 Pico_mcd->s68k_regs[0xe] = d >> 8;
\r
817 #ifdef USE_POLL_DETECT
\r
818 if ((s68k_poll_adclk&0xfe) == 0xe && s68k_poll_cnt > POLL_LIMIT) {
\r
819 SekSetStopS68k(0); s68k_poll_adclk = 0;
\r
820 elprintf(EL_CDPOLL, "s68k poll release, a=%02x", a);
\r
825 m68k_reg_write8(a, d>>8);
\r
826 m68k_reg_write8(a+1,d&0xff);
\r
831 if ((a&0xe700e0)==0xc00000) {
\r
832 PicoVideoWrite(a,(u16)d);
\r
841 #ifdef _ASM_CD_MEMORY_C
\r
842 void PicoWriteM68k32(u32 a,u32 d);
\r
844 static void PicoWriteM68k32(u32 a,u32 d)
\r
846 elprintf(EL_IO, "w32: %06x, %08x", a&0xffffff, d);
\r
847 #ifdef EMU_CORE_DEBUG
\r
848 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
851 if ((a&0xe00000)==0xe00000)
\r
854 u16 *pm=(u16 *)(Pico.ram+(a&0xfffe));
\r
855 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
860 if ((a&0xfe0000)==0x020000 && (Pico_mcd->m.busreq&3)!=1) {
\r
861 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
862 u16 *pm=(u16 *)(prg_bank+(a&0x1fffe));
\r
863 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
870 if ((a&0xfc0000)==0x200000) {
\r
871 if (d != 0) // don't log clears
\r
872 wrdprintf("m68k_wram w32: [%06x] %08x @%06x", a, d, SekPc);
\r
873 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
874 int bank = Pico_mcd->s68k_regs[3]&1;
\r
875 if (a >= 0x220000) { // cell arranged
\r
877 a1 = (a&2) | (cell_map(a >> 2) << 2);
\r
878 if (a&2) a2 = cell_map((a+2) >> 2) << 2;
\r
880 *(u16 *)(Pico_mcd->word_ram1M[bank]+a1) = d >> 16;
\r
881 *(u16 *)(Pico_mcd->word_ram1M[bank]+a2) = d;
\r
883 u16 *pm=(u16 *)(Pico_mcd->word_ram1M[bank]+(a&0x1fffe));
\r
884 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
887 // allow access in any mode, like Gens does
\r
888 u16 *pm=(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe));
\r
889 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
894 if ((a&0xffffc0)==0xa12000) {
\r
895 rdprintf("m68k_regs w32: [%02x] %08x @%06x", a&0x3f, d, SekPc);
\r
896 if ((a&0x3e) == 0xe) dprintf("m68k FIXME: w32 [%02x]", a&0x3f);
\r
900 if ((a&0xe700e0)==0xc00000)
\r
902 PicoVideoWrite(a, (u16)(d>>16));
\r
903 PicoVideoWrite(a+2,(u16)d);
\r
907 OtherWrite16(a, (u16)(d>>16));
\r
908 OtherWrite16(a+2,(u16)d);
\r
913 // -----------------------------------------------------------------
\r
915 // -----------------------------------------------------------------
\r
917 #ifdef _ASM_CD_MEMORY_C
\r
918 u32 PicoReadS68k8(u32 a);
\r
920 static u32 PicoReadS68k8(u32 a)
\r
924 #ifdef EMU_CORE_DEBUG
\r
931 d = *(Pico_mcd->prg_ram+(a^1));
\r
936 if ((a&0xfffe00) == 0xff8000) {
\r
938 rdprintf("s68k_regs r8: [%02x] @ %06x", a, SekPcS68k);
\r
939 if (a >= 0x0e && a < 0x30) {
\r
940 d = Pico_mcd->s68k_regs[a];
\r
941 s68k_poll_detect(a, d);
\r
942 rdprintf("ret = %02x", (u8)d);
\r
945 else if (a >= 0x58 && a < 0x68)
\r
946 d = gfx_cd_read(a&~1);
\r
947 else d = s68k_reg_read16(a&~1);
\r
948 if ((a&1)==0) d>>=8;
\r
949 rdprintf("ret = %02x", (u8)d);
\r
953 // word RAM (2M area)
\r
954 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
955 // test: batman returns
\r
956 wrdprintf("s68k_wram2M r8: [%06x] @%06x", a, SekPcS68k);
\r
957 if (Pico_mcd->s68k_regs[3]&4) { // 1M decode mode?
\r
958 int bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
959 d = Pico_mcd->word_ram1M[bank][((a>>1)^1)&0x1ffff];
\r
960 if (a&1) d &= 0x0f;
\r
963 // allow access in any mode, like Gens does
\r
964 d = Pico_mcd->word_ram2M[(a^1)&0x3ffff];
\r
966 wrdprintf("ret = %02x", (u8)d);
\r
970 // word RAM (1M area)
\r
971 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
973 wrdprintf("s68k_wram1M r8: [%06x] @%06x", a, SekPcS68k);
\r
974 // if (!(Pico_mcd->s68k_regs[3]&4))
\r
975 // dprintf("s68k_wram1M FIXME: wrong mode");
\r
976 bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
977 d = Pico_mcd->word_ram1M[bank][(a^1)&0x1ffff];
\r
978 wrdprintf("ret = %02x", (u8)d);
\r
983 if ((a&0xff8000)==0xff0000) {
\r
984 elprintf(EL_IO, "s68k_pcm r8: [%06x] @%06x", a, SekPcS68k);
\r
987 d = Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a>>1)&0xfff];
\r
988 else if (a >= 0x20) {
\r
990 d = Pico_mcd->pcm.ch[a>>2].addr >> PCM_STEP_SHIFT;
\r
991 if (a & 2) d >>= 8;
\r
993 elprintf(EL_IO, "ret = %02x", (u8)d);
\r
998 if ((a&0xff0000)==0xfe0000) {
\r
999 d = Pico_mcd->bram[(a>>1)&0x1fff];
\r
1003 elprintf(EL_UIO, "s68k r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPcS68k);
\r
1007 elprintf(EL_IO, "s68k r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPcS68k);
\r
1008 #ifdef EMU_CORE_DEBUG
\r
1010 lastread_d[lrp_cyc++&15] = d;
\r
1017 #ifdef _ASM_CD_MEMORY_C
\r
1018 u32 PicoReadS68k16(u32 a);
\r
1020 static u32 PicoReadS68k16(u32 a)
\r
1024 #ifdef EMU_CORE_DEBUG
\r
1025 u32 ab=a&0xfffffe;
\r
1030 if (a < 0x80000) {
\r
1031 wrdprintf("s68k_prgram r16: [%06x] @%06x", a, SekPcS68k);
\r
1032 d = *(u16 *)(Pico_mcd->prg_ram+a);
\r
1033 wrdprintf("ret = %04x", d);
\r
1038 if ((a&0xfffe00) == 0xff8000) {
\r
1040 rdprintf("s68k_regs r16: [%02x] @ %06x", a, SekPcS68k);
\r
1041 if (a >= 0x58 && a < 0x68)
\r
1042 d = gfx_cd_read(a);
\r
1043 else d = s68k_reg_read16(a);
\r
1044 rdprintf("ret = %04x", d);
\r
1048 // word RAM (2M area)
\r
1049 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
1050 wrdprintf("s68k_wram2M r16: [%06x] @%06x", a, SekPcS68k);
\r
1051 if (Pico_mcd->s68k_regs[3]&4) { // 1M decode mode?
\r
1052 int bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1053 d = Pico_mcd->word_ram1M[bank][((a>>1)^1)&0x1ffff];
\r
1054 d |= d << 4; d &= ~0xf0;
\r
1056 // allow access in any mode, like Gens does
\r
1057 d = *(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe));
\r
1059 wrdprintf("ret = %04x", d);
\r
1063 // word RAM (1M area)
\r
1064 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
1066 wrdprintf("s68k_wram1M r16: [%06x] @%06x", a, SekPcS68k);
\r
1067 // if (!(Pico_mcd->s68k_regs[3]&4))
\r
1068 // dprintf("s68k_wram1M FIXME: wrong mode");
\r
1069 bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1070 d = *(u16 *)(Pico_mcd->word_ram1M[bank]+(a&0x1fffe));
\r
1071 wrdprintf("ret = %04x", d);
\r
1076 if ((a&0xff0000)==0xfe0000) {
\r
1077 dprintf("FIXME: s68k_bram r16: [%06x] @%06x", a, SekPcS68k);
\r
1078 a = (a>>1)&0x1fff;
\r
1079 d = Pico_mcd->bram[a++]; // Gens does little endian here, and so do we..
\r
1080 d|= Pico_mcd->bram[a++] << 8; // This is most likely wrong
\r
1081 dprintf("ret = %04x", d);
\r
1086 if ((a&0xff8000)==0xff0000) {
\r
1087 dprintf("FIXME: s68k_pcm r16: [%06x] @%06x", a, SekPcS68k);
\r
1090 d = Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a>>1)&0xfff];
\r
1091 else if (a >= 0x20) {
\r
1093 d = Pico_mcd->pcm.ch[a>>2].addr >> PCM_STEP_SHIFT;
\r
1094 if (a & 2) d >>= 8;
\r
1096 dprintf("ret = %04x", d);
\r
1100 elprintf(EL_UIO, "s68k r16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
1104 elprintf(EL_IO, "s68k r16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
1105 #ifdef EMU_CORE_DEBUG
\r
1107 lastread_d[lrp_cyc++&15] = d;
\r
1114 #ifdef _ASM_CD_MEMORY_C
\r
1115 u32 PicoReadS68k32(u32 a);
\r
1117 static u32 PicoReadS68k32(u32 a)
\r
1121 #ifdef EMU_CORE_DEBUG
\r
1122 u32 ab=a&0xfffffe;
\r
1127 if (a < 0x80000) {
\r
1128 u16 *pm=(u16 *)(Pico_mcd->prg_ram+a);
\r
1129 d = (pm[0]<<16)|pm[1];
\r
1134 if ((a&0xfffe00) == 0xff8000) {
\r
1136 rdprintf("s68k_regs r32: [%02x] @ %06x", a, SekPcS68k);
\r
1137 if (a >= 0x58 && a < 0x68)
\r
1138 d = (gfx_cd_read(a)<<16)|gfx_cd_read(a+2);
\r
1139 else d = (s68k_reg_read16(a)<<16)|s68k_reg_read16(a+2);
\r
1140 rdprintf("ret = %08x", d);
\r
1144 // word RAM (2M area)
\r
1145 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
1146 wrdprintf("s68k_wram2M r32: [%06x] @%06x", a, SekPcS68k);
\r
1147 if (Pico_mcd->s68k_regs[3]&4) { // 1M decode mode?
\r
1148 int bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1150 d = Pico_mcd->word_ram1M[bank][((a+0)^1)&0x1ffff] << 16;
\r
1151 d |= Pico_mcd->word_ram1M[bank][((a+1)^1)&0x1ffff];
\r
1152 d |= d << 4; d &= 0x0f0f0f0f;
\r
1154 // allow access in any mode, like Gens does
\r
1155 u16 *pm=(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe)); d = (pm[0]<<16)|pm[1];
\r
1157 wrdprintf("ret = %08x", d);
\r
1161 // word RAM (1M area)
\r
1162 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
1165 wrdprintf("s68k_wram1M r32: [%06x] @%06x", a, SekPcS68k);
\r
1166 // if (!(Pico_mcd->s68k_regs[3]&4))
\r
1167 // dprintf("s68k_wram1M FIXME: wrong mode");
\r
1168 bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1169 pm=(u16 *)(Pico_mcd->word_ram1M[bank]+(a&0x1fffe)); d = (pm[0]<<16)|pm[1];
\r
1170 wrdprintf("ret = %08x", d);
\r
1175 if ((a&0xff8000)==0xff0000) {
\r
1176 dprintf("s68k_pcm r32: [%06x] @%06x", a, SekPcS68k);
\r
1178 if (a >= 0x2000) {
\r
1180 d = Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][a&0xfff] << 16;
\r
1181 d |= Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a+1)&0xfff];
\r
1182 } else if (a >= 0x20) {
\r
1186 d = (Pico_mcd->pcm.ch[a].addr >> (PCM_STEP_SHIFT-8)) & 0xff0000;
\r
1187 d |= (Pico_mcd->pcm.ch[(a+1)&7].addr >> PCM_STEP_SHIFT) & 0xff;
\r
1189 d = Pico_mcd->pcm.ch[a>>2].addr >> PCM_STEP_SHIFT;
\r
1190 d = ((d<<16)&0xff0000) | ((d>>8)&0xff); // PCM chip is LE
\r
1193 dprintf("ret = %08x", d);
\r
1198 if ((a&0xff0000)==0xfe0000) {
\r
1199 dprintf("FIXME: s68k_bram r32: [%06x] @%06x", a, SekPcS68k);
\r
1200 a = (a>>1)&0x1fff;
\r
1201 d = Pico_mcd->bram[a++] << 16; // middle endian? TODO: verify against Fusion..
\r
1202 d|= Pico_mcd->bram[a++] << 24;
\r
1203 d|= Pico_mcd->bram[a++];
\r
1204 d|= Pico_mcd->bram[a++] << 8;
\r
1205 dprintf("ret = %08x", d);
\r
1209 elprintf(EL_UIO, "s68k r32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
1213 elprintf(EL_IO, "s68k r32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
1214 #ifdef EMU_CORE_DEBUG
\r
1215 if (ab > 0x78) { // not vectors and stuff
\r
1217 lastread_d[lrp_cyc++&15] = d;
\r
1225 #ifndef _ASM_CD_MEMORY_C
\r
1226 /* check: jaguar xj 220 (draws entire world using decode) */
\r
1227 static void decode_write8(u32 a, u8 d, int r3)
\r
1229 u8 *pd = Pico_mcd->word_ram1M[(r3 & 1)^1] + (((a>>1)^1)&0x1ffff);
\r
1230 u8 oldmask = (a&1) ? 0xf0 : 0x0f;
\r
1234 if (!(a&1)) d <<= 4;
\r
1237 if ((!(*pd & (~oldmask))) && d) goto do_it;
\r
1238 } else if (r3 > 8) {
\r
1239 if (d) goto do_it;
\r
1246 *pd = d | (*pd & oldmask);
\r
1250 static void decode_write16(u32 a, u16 d, int r3)
\r
1252 u8 *pd = Pico_mcd->word_ram1M[(r3 & 1)^1] + (((a>>1)^1)&0x1ffff);
\r
1254 //if ((a & 0x3ffff) < 0x28000) return;
\r
1262 if (!(dold & 0xf0)) dold |= d & 0xf0;
\r
1263 if (!(dold & 0x0f)) dold |= d & 0x0f;
\r
1265 } else if (r3 > 8) {
\r
1267 if (!(d & 0xf0)) d |= dold & 0xf0;
\r
1268 if (!(d & 0x0f)) d |= dold & 0x0f;
\r
1276 // -----------------------------------------------------------------
\r
1278 #ifdef _ASM_CD_MEMORY_C
\r
1279 void PicoWriteS68k8(u32 a,u8 d);
\r
1281 static void PicoWriteS68k8(u32 a,u8 d)
\r
1283 elprintf(EL_IO, "s68k w8 : %06x, %02x @%06x", a&0xffffff, d, SekPcS68k);
\r
1287 #ifdef EMU_CORE_DEBUG
\r
1288 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
1292 if (a < 0x80000) {
\r
1293 u8 *pm=(u8 *)(Pico_mcd->prg_ram+(a^1));
\r
1294 if (a >= (Pico_mcd->s68k_regs[2]<<8)) *pm=d;
\r
1299 if ((a&0xfffe00) == 0xff8000) {
\r
1301 rdprintf("s68k_regs w8: [%02x] %02x @ %06x", a, d, SekPcS68k);
\r
1302 if (a >= 0x58 && a < 0x68)
\r
1303 gfx_cd_write16(a&~1, (d<<8)|d);
\r
1304 else s68k_reg_write8(a,d);
\r
1308 // word RAM (2M area)
\r
1309 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
1310 int r3 = Pico_mcd->s68k_regs[3];
\r
1311 wrdprintf("s68k_wram2M w8: [%06x] %02x @%06x", a, d, SekPcS68k);
\r
1312 if (r3 & 4) { // 1M decode mode?
\r
1313 decode_write8(a, d, r3);
\r
1315 // allow access in any mode, like Gens does
\r
1316 *(u8 *)(Pico_mcd->word_ram2M+((a^1)&0x3ffff))=d;
\r
1321 // word RAM (1M area)
\r
1322 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
1323 // Wing Commander tries to write here in wrong mode
\r
1326 wrdprintf("s68k_wram1M w8: [%06x] %02x @%06x", a, d, SekPcS68k);
\r
1327 // if (!(Pico_mcd->s68k_regs[3]&4))
\r
1328 // dprintf("s68k_wram1M FIXME: wrong mode");
\r
1329 bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1330 *(u8 *)(Pico_mcd->word_ram1M[bank]+((a^1)&0x1ffff))=d;
\r
1335 if ((a&0xff8000)==0xff0000) {
\r
1338 Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a>>1)&0xfff] = d;
\r
1339 else if (a < 0x12)
\r
1340 pcm_write(a>>1, d);
\r
1345 if ((a&0xff0000)==0xfe0000) {
\r
1346 Pico_mcd->bram[(a>>1)&0x1fff] = d;
\r
1351 elprintf(EL_UIO, "s68k w8 : %06x, %02x @%06x", a&0xffffff, d, SekPcS68k);
\r
1356 #ifdef _ASM_CD_MEMORY_C
\r
1357 void PicoWriteS68k16(u32 a,u16 d);
\r
1359 static void PicoWriteS68k16(u32 a,u16 d)
\r
1361 elprintf(EL_IO, "s68k w16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
1365 #ifdef EMU_CORE_DEBUG
\r
1366 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
1370 if (a < 0x80000) {
\r
1371 wrdprintf("s68k_prgram w16: [%06x] %04x @%06x", a, d, SekPcS68k);
\r
1372 if (a >= (Pico_mcd->s68k_regs[2]<<8)) // needed for Dungeon Explorer
\r
1373 *(u16 *)(Pico_mcd->prg_ram+a)=d;
\r
1378 if ((a&0xfffe00) == 0xff8000) {
\r
1380 rdprintf("s68k_regs w16: [%02x] %04x @ %06x", a, d, SekPcS68k);
\r
1381 if (a >= 0x58 && a < 0x68)
\r
1382 gfx_cd_write16(a, d);
\r
1384 if (a == 0xe) { // special case, 2 byte writes would be handled differently
\r
1385 Pico_mcd->s68k_regs[0xf] = d;
\r
1388 s68k_reg_write8(a, d>>8);
\r
1389 s68k_reg_write8(a+1,d&0xff);
\r
1394 // word RAM (2M area)
\r
1395 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
1396 int r3 = Pico_mcd->s68k_regs[3];
\r
1397 wrdprintf("s68k_wram2M w16: [%06x] %04x @%06x", a, d, SekPcS68k);
\r
1398 if (r3 & 4) { // 1M decode mode?
\r
1399 decode_write16(a, d, r3);
\r
1401 // allow access in any mode, like Gens does
\r
1402 *(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe))=d;
\r
1407 // word RAM (1M area)
\r
1408 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
1411 wrdprintf("s68k_wram1M w16: [%06x] %04x @%06x", a, d, SekPcS68k);
\r
1412 // if (!(Pico_mcd->s68k_regs[3]&4))
\r
1413 // dprintf("s68k_wram1M FIXME: wrong mode");
\r
1414 bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1415 *(u16 *)(Pico_mcd->word_ram1M[bank]+(a&0x1fffe))=d;
\r
1420 if ((a&0xff8000)==0xff0000) {
\r
1423 Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a>>1)&0xfff] = d;
\r
1424 else if (a < 0x12)
\r
1425 pcm_write(a>>1, d & 0xff);
\r
1430 if ((a&0xff0000)==0xfe0000) {
\r
1431 dprintf("s68k_bram w16: [%06x] %04x @%06x", a, d, SekPcS68k);
\r
1432 a = (a>>1)&0x1fff;
\r
1433 Pico_mcd->bram[a++] = d; // Gens does little endian here, an so do we..
\r
1434 Pico_mcd->bram[a++] = d >> 8;
\r
1439 elprintf(EL_UIO, "s68k w16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
1444 #ifdef _ASM_CD_MEMORY_C
\r
1445 void PicoWriteS68k32(u32 a,u32 d);
\r
1447 static void PicoWriteS68k32(u32 a,u32 d)
\r
1449 elprintf(EL_IO, "s68k w32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
1453 #ifdef EMU_CORE_DEBUG
\r
1454 lastwrite_cyc_d[lwp_cyc++&15] = d;
\r
1458 if (a < 0x80000) {
\r
1459 if (a >= (Pico_mcd->s68k_regs[2]<<8)) {
\r
1460 u16 *pm=(u16 *)(Pico_mcd->prg_ram+a);
\r
1461 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
1467 if ((a&0xfffe00) == 0xff8000) {
\r
1469 rdprintf("s68k_regs w32: [%02x] %08x @ %06x", a, d, SekPcS68k);
\r
1470 if (a >= 0x58 && a < 0x68) {
\r
1471 gfx_cd_write16(a, d>>16);
\r
1472 gfx_cd_write16(a+2, d&0xffff);
\r
1474 if ((a&0x1fe) == 0xe) dprintf("s68k FIXME: w32 [%02x]", a&0x3f);
\r
1475 s68k_reg_write8(a, d>>24);
\r
1476 s68k_reg_write8(a+1,(d>>16)&0xff);
\r
1477 s68k_reg_write8(a+2,(d>>8) &0xff);
\r
1478 s68k_reg_write8(a+3, d &0xff);
\r
1483 // word RAM (2M area)
\r
1484 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
1485 int r3 = Pico_mcd->s68k_regs[3];
\r
1486 wrdprintf("s68k_wram2M w32: [%06x] %08x @%06x", a, d, SekPcS68k);
\r
1487 if (r3 & 4) { // 1M decode mode?
\r
1488 decode_write16(a , d >> 16, r3);
\r
1489 decode_write16(a+2, d , r3);
\r
1491 // allow access in any mode, like Gens does
\r
1492 u16 *pm=(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe));
\r
1493 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
1498 // word RAM (1M area)
\r
1499 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
1503 wrdprintf("s68k_wram1M w32: [%06x] %08x @%06x", a, d, SekPcS68k);
\r
1504 // if (!(Pico_mcd->s68k_regs[3]&4))
\r
1505 // dprintf("s68k_wram1M FIXME: wrong mode");
\r
1506 bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1507 pm=(u16 *)(Pico_mcd->word_ram1M[bank]+(a&0x1fffe));
\r
1508 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
1513 if ((a&0xff8000)==0xff0000) {
\r
1515 if (a >= 0x2000) {
\r
1517 Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][a&0xfff] = (d >> 16);
\r
1518 Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a+1)&0xfff] = d;
\r
1519 } else if (a < 0x12) {
\r
1521 pcm_write(a, (d>>16) & 0xff);
\r
1522 pcm_write(a+1, d & 0xff);
\r
1528 if ((a&0xff0000)==0xfe0000) {
\r
1529 dprintf("s68k_bram w32: [%06x] %08x @%06x", a, d, SekPcS68k);
\r
1530 a = (a>>1)&0x1fff;
\r
1531 Pico_mcd->bram[a++] = d >> 16; // middle endian? verify?
\r
1532 Pico_mcd->bram[a++] = d >> 24;
\r
1533 Pico_mcd->bram[a++] = d;
\r
1534 Pico_mcd->bram[a++] = d >> 8;
\r
1539 elprintf(EL_UIO, "s68k w32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
1544 // -----------------------------------------------------------------
\r
1548 static __inline int PicoMemBaseM68k(u32 pc)
\r
1550 if ((pc&0xe00000)==0xe00000)
\r
1551 return (int)Pico.ram-(pc&0xff0000); // Program Counter in Ram
\r
1554 return (int)Pico_mcd->bios; // Program Counter in BIOS
\r
1556 if ((pc&0xfc0000)==0x200000)
\r
1558 if (!(Pico_mcd->s68k_regs[3]&4))
\r
1559 return (int)Pico_mcd->word_ram2M - 0x200000; // Program Counter in Word Ram
\r
1560 if (pc < 0x220000) {
\r
1561 int bank = Pico_mcd->s68k_regs[3]&1;
\r
1562 return (int)Pico_mcd->word_ram1M[bank] - 0x200000;
\r
1566 // Error - Program Counter is invalid
\r
1567 elprintf(EL_ANOMALY, "m68k FIXME: unhandled jump to %06x", pc);
\r
1569 return (int)Pico_mcd->bios;
\r
1573 static u32 PicoCheckPcM68k(u32 pc)
\r
1575 pc-=PicoCpuCM68k.membase; // Get real pc
\r
1578 PicoCpuCM68k.membase=PicoMemBaseM68k(pc);
\r
1580 return PicoCpuCM68k.membase+pc;
\r
1584 static __inline int PicoMemBaseS68k(u32 pc)
\r
1586 if (pc < 0x80000) // PRG RAM
\r
1587 return (int)Pico_mcd->prg_ram;
\r
1589 if ((pc&0xfc0000)==0x080000) // WORD RAM 2M area (assume we are in the right mode..)
\r
1590 return (int)Pico_mcd->word_ram2M - 0x080000;
\r
1592 if ((pc&0xfe0000)==0x0c0000) { // word RAM 1M area
\r
1593 int bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1594 return (int)Pico_mcd->word_ram1M[bank] - 0x0c0000;
\r
1597 // Error - Program Counter is invalid
\r
1598 elprintf(EL_ANOMALY, "s68k FIXME: unhandled jump to %06x", pc);
\r
1600 return (int)Pico_mcd->prg_ram;
\r
1604 static u32 PicoCheckPcS68k(u32 pc)
\r
1606 pc-=PicoCpuCS68k.membase; // Get real pc
\r
1609 PicoCpuCS68k.membase=PicoMemBaseS68k(pc);
\r
1611 return PicoCpuCS68k.membase+pc;
\r
1615 #ifndef _ASM_CD_MEMORY_C
\r
1616 void PicoMemResetCD(int r3)
\r
1619 // update fetchmap..
\r
1623 for (i = M68K_FETCHBANK1*2/16; (i<<(24-FAMEC_FETCHBITS)) < 0x240000; i++)
\r
1624 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico_mcd->word_ram2M - 0x200000;
\r
1628 for (i = M68K_FETCHBANK1*2/16; (i<<(24-FAMEC_FETCHBITS)) < 0x220000; i++)
\r
1629 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico_mcd->word_ram1M[r3 & 1] - 0x200000;
\r
1630 for (i = M68K_FETCHBANK1*0x0c/0x100; (i<<(24-FAMEC_FETCHBITS)) < 0x0e0000; i++)
\r
1631 PicoCpuFS68k.Fetch[i] = (unsigned int)Pico_mcd->word_ram1M[(r3&1)^1] - 0x0c0000;
\r
1638 static void m68k_mem_setup_cd(void);
\r
1641 PICO_INTERNAL void PicoMemSetupCD(void)
\r
1643 // additional handlers for common code
\r
1644 PicoRead16Hook = OtherRead16End;
\r
1645 PicoWrite8Hook = OtherWrite8End;
\r
1648 // Setup m68k memory callbacks:
\r
1649 PicoCpuCM68k.checkpc=PicoCheckPcM68k;
\r
1650 PicoCpuCM68k.fetch8 =PicoCpuCM68k.read8 =PicoReadM68k8;
\r
1651 PicoCpuCM68k.fetch16=PicoCpuCM68k.read16=PicoReadM68k16;
\r
1652 PicoCpuCM68k.fetch32=PicoCpuCM68k.read32=PicoReadM68k32;
\r
1653 PicoCpuCM68k.write8 =PicoWriteM68k8;
\r
1654 PicoCpuCM68k.write16=PicoWriteM68k16;
\r
1655 PicoCpuCM68k.write32=PicoWriteM68k32;
\r
1657 PicoCpuCS68k.checkpc=PicoCheckPcS68k;
\r
1658 PicoCpuCS68k.fetch8 =PicoCpuCS68k.read8 =PicoReadS68k8;
\r
1659 PicoCpuCS68k.fetch16=PicoCpuCS68k.read16=PicoReadS68k16;
\r
1660 PicoCpuCS68k.fetch32=PicoCpuCS68k.read32=PicoReadS68k32;
\r
1661 PicoCpuCS68k.write8 =PicoWriteS68k8;
\r
1662 PicoCpuCS68k.write16=PicoWriteS68k16;
\r
1663 PicoCpuCS68k.write32=PicoWriteS68k32;
\r
1667 PicoCpuFM68k.read_byte =PicoReadM68k8;
\r
1668 PicoCpuFM68k.read_word =PicoReadM68k16;
\r
1669 PicoCpuFM68k.read_long =PicoReadM68k32;
\r
1670 PicoCpuFM68k.write_byte=PicoWriteM68k8;
\r
1671 PicoCpuFM68k.write_word=PicoWriteM68k16;
\r
1672 PicoCpuFM68k.write_long=PicoWriteM68k32;
\r
1674 PicoCpuFS68k.read_byte =PicoReadS68k8;
\r
1675 PicoCpuFS68k.read_word =PicoReadS68k16;
\r
1676 PicoCpuFS68k.read_long =PicoReadS68k32;
\r
1677 PicoCpuFS68k.write_byte=PicoWriteS68k8;
\r
1678 PicoCpuFS68k.write_word=PicoWriteS68k16;
\r
1679 PicoCpuFS68k.write_long=PicoWriteS68k32;
\r
1681 // setup FAME fetchmap
\r
1685 // by default, point everything to fitst 64k of ROM (BIOS)
\r
1686 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
1687 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom - (i<<(24-FAMEC_FETCHBITS));
\r
1688 // now real ROM (BIOS)
\r
1689 for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < Pico.romsize; i++)
\r
1690 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom;
\r
1692 for (i = M68K_FETCHBANK1*14/16; i < M68K_FETCHBANK1; i++)
\r
1693 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.ram - (i<<(24-FAMEC_FETCHBITS));
\r
1695 // PRG RAM is default
\r
1696 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
1697 PicoCpuFS68k.Fetch[i] = (unsigned int)Pico_mcd->prg_ram - (i<<(24-FAMEC_FETCHBITS));
\r
1699 for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < 0x80000; i++)
\r
1700 PicoCpuFS68k.Fetch[i] = (unsigned int)Pico_mcd->prg_ram;
\r
1701 // WORD RAM 2M area
\r
1702 for (i = M68K_FETCHBANK1*0x08/0x100; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < 0xc0000; i++)
\r
1703 PicoCpuFS68k.Fetch[i] = (unsigned int)Pico_mcd->word_ram2M - 0x80000;
\r
1704 // PicoMemResetCD() will setup word ram for both
\r
1708 m68k_mem_setup_cd();
\r
1711 // m68k_poll_addr = m68k_poll_cnt = 0;
\r
1712 s68k_poll_adclk = s68k_poll_cnt = 0;
\r
1717 static unsigned int PicoReadCD8w (unsigned int a) {
\r
1718 return m68ki_cpu_p == &PicoCpuMS68k ? PicoReadS68k8(a) : PicoReadM68k8(a);
\r
1720 static unsigned int PicoReadCD16w(unsigned int a) {
\r
1721 return m68ki_cpu_p == &PicoCpuMS68k ? PicoReadS68k16(a) : PicoReadM68k16(a);
\r
1723 static unsigned int PicoReadCD32w(unsigned int a) {
\r
1724 return m68ki_cpu_p == &PicoCpuMS68k ? PicoReadS68k32(a) : PicoReadM68k32(a);
\r
1726 static void PicoWriteCD8w (unsigned int a, unsigned char d) {
\r
1727 if (m68ki_cpu_p == &PicoCpuMS68k) PicoWriteS68k8(a, d); else PicoWriteM68k8(a, d);
\r
1729 static void PicoWriteCD16w(unsigned int a, unsigned short d) {
\r
1730 if (m68ki_cpu_p == &PicoCpuMS68k) PicoWriteS68k16(a, d); else PicoWriteM68k16(a, d);
\r
1732 static void PicoWriteCD32w(unsigned int a, unsigned int d) {
\r
1733 if (m68ki_cpu_p == &PicoCpuMS68k) PicoWriteS68k32(a, d); else PicoWriteM68k32(a, d);
\r
1736 // these are allowed to access RAM
\r
1737 static unsigned int m68k_read_pcrelative_CD8 (unsigned int a)
\r
1740 if(m68ki_cpu_p == &PicoCpuMS68k) {
\r
1741 if (a < 0x80000) return *(u8 *)(Pico_mcd->prg_ram+(a^1)); // PRG Ram
\r
1742 if ((a&0xfc0000)==0x080000 && !(Pico_mcd->s68k_regs[3]&4)) // word RAM (2M area: 080000-0bffff)
\r
1743 return *(u8 *)(Pico_mcd->word_ram2M+((a^1)&0x3ffff));
\r
1744 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // word RAM (1M area: 0c0000-0dffff)
\r
1745 int bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1746 return *(u8 *)(Pico_mcd->word_ram1M[bank]+((a^1)&0x1ffff));
\r
1748 elprintf(EL_ANOMALY, "s68k_read_pcrelative_CD8 FIXME: can't handle %06x", a);
\r
1750 if((a&0xe00000)==0xe00000) return *(u8 *)(Pico.ram+((a^1)&0xffff)); // Ram
\r
1751 if(a<0x20000) return *(u8 *)(Pico.rom+(a^1)); // Bios
\r
1752 if((a&0xfc0000)==0x200000) { // word RAM
\r
1753 if(!(Pico_mcd->s68k_regs[3]&4)) // 2M?
\r
1754 return *(u8 *)(Pico_mcd->word_ram2M+((a^1)&0x3ffff));
\r
1755 else if (a < 0x220000) {
\r
1756 int bank = Pico_mcd->s68k_regs[3]&1;
\r
1757 return *(u8 *)(Pico_mcd->word_ram1M[bank]+((a^1)&0x1ffff));
\r
1760 elprintf(EL_ANOMALY, "m68k_read_pcrelative_CD8 FIXME: can't handle %06x", a);
\r
1762 return 0;//(u8) lastread_d;
\r
1764 static unsigned int m68k_read_pcrelative_CD16(unsigned int a)
\r
1767 if(m68ki_cpu_p == &PicoCpuMS68k) {
\r
1768 if (a < 0x80000) return *(u16 *)(Pico_mcd->prg_ram+(a&~1)); // PRG Ram
\r
1769 if ((a&0xfc0000)==0x080000 && !(Pico_mcd->s68k_regs[3]&4)) // word RAM (2M area: 080000-0bffff)
\r
1770 return *(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe));
\r
1771 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // word RAM (1M area: 0c0000-0dffff)
\r
1772 int bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1773 return *(u16 *)(Pico_mcd->word_ram1M[bank]+(a&0x1fffe));
\r
1775 elprintf(EL_ANOMALY, "s68k_read_pcrelative_CD16 FIXME: can't handle %06x", a);
\r
1777 if((a&0xe00000)==0xe00000) return *(u16 *)(Pico.ram+(a&0xfffe)); // Ram
\r
1778 if(a<0x20000) return *(u16 *)(Pico.rom+(a&~1)); // Bios
\r
1779 if((a&0xfc0000)==0x200000) { // word RAM
\r
1780 if(!(Pico_mcd->s68k_regs[3]&4)) // 2M?
\r
1781 return *(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe));
\r
1782 else if (a < 0x220000) {
\r
1783 int bank = Pico_mcd->s68k_regs[3]&1;
\r
1784 return *(u16 *)(Pico_mcd->word_ram1M[bank]+(a&0x1fffe));
\r
1787 elprintf(EL_ANOMALY, "m68k_read_pcrelative_CD16 FIXME: can't handle %06x", a);
\r
1791 static unsigned int m68k_read_pcrelative_CD32(unsigned int a)
\r
1795 if(m68ki_cpu_p == &PicoCpuMS68k) {
\r
1796 if (a < 0x80000) { u16 *pm=(u16 *)(Pico_mcd->prg_ram+(a&~1)); return (pm[0]<<16)|pm[1]; } // PRG Ram
\r
1797 if ((a&0xfc0000)==0x080000 && !(Pico_mcd->s68k_regs[3]&4)) // word RAM (2M area: 080000-0bffff)
\r
1798 { pm=(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe)); return (pm[0]<<16)|pm[1]; }
\r
1799 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // word RAM (1M area: 0c0000-0dffff)
\r
1800 int bank = (Pico_mcd->s68k_regs[3]&1)^1;
\r
1801 pm=(u16 *)(Pico_mcd->word_ram1M[bank]+(a&0x1fffe));
\r
1802 return (pm[0]<<16)|pm[1];
\r
1804 elprintf(EL_ANOMALY, "s68k_read_pcrelative_CD32 FIXME: can't handle %06x", a);
\r
1806 if((a&0xe00000)==0xe00000) { u16 *pm=(u16 *)(Pico.ram+(a&0xfffe)); return (pm[0]<<16)|pm[1]; } // Ram
\r
1807 if(a<0x20000) { u16 *pm=(u16 *)(Pico.rom+(a&~1)); return (pm[0]<<16)|pm[1]; }
\r
1808 if((a&0xfc0000)==0x200000) { // word RAM
\r
1809 if(!(Pico_mcd->s68k_regs[3]&4)) // 2M?
\r
1810 { pm=(u16 *)(Pico_mcd->word_ram2M+(a&0x3fffe)); return (pm[0]<<16)|pm[1]; }
\r
1811 else if (a < 0x220000) {
\r
1812 int bank = Pico_mcd->s68k_regs[3]&1;
\r
1813 pm=(u16 *)(Pico_mcd->word_ram1M[bank]+(a&0x1fffe));
\r
1814 return (pm[0]<<16)|pm[1];
\r
1817 elprintf(EL_ANOMALY, "m68k_read_pcrelative_CD32 FIXME: can't handle %06x", a);
\r
1822 extern unsigned int (*pm68k_read_memory_8) (unsigned int address);
\r
1823 extern unsigned int (*pm68k_read_memory_16)(unsigned int address);
\r
1824 extern unsigned int (*pm68k_read_memory_32)(unsigned int address);
\r
1825 extern void (*pm68k_write_memory_8) (unsigned int address, unsigned char value);
\r
1826 extern void (*pm68k_write_memory_16)(unsigned int address, unsigned short value);
\r
1827 extern void (*pm68k_write_memory_32)(unsigned int address, unsigned int value);
\r
1828 extern unsigned int (*pm68k_read_memory_pcr_8) (unsigned int address);
\r
1829 extern unsigned int (*pm68k_read_memory_pcr_16)(unsigned int address);
\r
1830 extern unsigned int (*pm68k_read_memory_pcr_32)(unsigned int address);
\r
1832 static void m68k_mem_setup_cd(void)
\r
1834 pm68k_read_memory_8 = PicoReadCD8w;
\r
1835 pm68k_read_memory_16 = PicoReadCD16w;
\r
1836 pm68k_read_memory_32 = PicoReadCD32w;
\r
1837 pm68k_write_memory_8 = PicoWriteCD8w;
\r
1838 pm68k_write_memory_16 = PicoWriteCD16w;
\r
1839 pm68k_write_memory_32 = PicoWriteCD32w;
\r
1840 pm68k_read_memory_pcr_8 = m68k_read_pcrelative_CD8;
\r
1841 pm68k_read_memory_pcr_16 = m68k_read_pcrelative_CD16;
\r
1842 pm68k_read_memory_pcr_32 = m68k_read_pcrelative_CD32;
\r
1844 #endif // EMU_M68K
\r