1 // This is part of Pico Library
\r
3 // (c) Copyright 2004 Dave, All rights reserved.
\r
4 // (c) Copyright 2006 notaz, All rights reserved.
\r
5 // Free for non-commercial use.
\r
7 // For commercial use, separate licencing terms must be obtained.
\r
9 // A68K no longer supported here
\r
11 //#define __debug_io
\r
13 #include "../PicoInt.h"
\r
15 #include "../sound/sound.h"
\r
16 #include "../sound/ym2612.h"
\r
17 #include "../sound/sn76496.h"
\r
21 typedef unsigned char u8;
\r
22 typedef unsigned short u16;
\r
23 typedef unsigned int u32;
\r
25 //#define __debug_io
\r
26 //#define __debug_io2
\r
27 //#define rdprintf dprintf
\r
28 #define rdprintf(...)
\r
30 // -----------------------------------------------------------------
\r
32 // extern m68ki_cpu_core m68ki_cpu;
\r
34 extern int counter75hz;
\r
37 static u32 m68k_reg_read16(u32 a)
\r
41 // dprintf("m68k_regs r%2i: [%02x] @%06x", realsize&~1, a+(realsize&1), SekPc);
\r
45 d = ((Pico_mcd->s68k_regs[0x33]<<13)&0x8000) | Pico_mcd->m.busreq; // here IFL2 is always 0, just like in Gens
\r
48 d = (Pico_mcd->s68k_regs[a]<<8) | (Pico_mcd->s68k_regs[a+1]&0xc7);
\r
49 dprintf("m68k_regs r3: %02x @%06x", (u8)d, SekPc);
\r
52 d = Pico_mcd->s68k_regs[4]<<8;
\r
55 d = Pico_mcd->m.hint_vector;
\r
58 d = Read_CDC_Host(0);
\r
61 dprintf("m68k reserved read");
\r
64 dprintf("m68k stopwatch read");
\r
69 // comm flag/cmd/status (0xE-0x2F)
\r
70 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
74 dprintf("m68k_regs invalid read @ %02x", a);
\r
78 // dprintf("ret = %04x", d);
\r
82 static void m68k_reg_write8(u32 a, u32 d)
\r
85 // dprintf("m68k_regs w%2i: [%02x] %02x @%06x", realsize, a, d, SekPc);
\r
90 if ((d&1) && (Pico_mcd->s68k_regs[0x33]&(1<<2))) { dprintf("m68k: s68k irq 2"); SekInterruptS68k(2); }
\r
94 if (!(d&1)) PicoMCD |= 2; // reset pending, needed to be sure we fetch the right vectors on reset
\r
95 if ( (Pico_mcd->m.busreq&1) != (d&1)) dprintf("m68k: s68k reset %i", !(d&1));
\r
96 if ( (Pico_mcd->m.busreq&2) != (d&2)) dprintf("m68k: s68k brq %i", (d&2)>>1);
\r
97 if ((PicoMCD&2) && (d&3)==1) {
\r
98 SekResetS68k(); // S68k comes out of RESET or BRQ state
\r
100 dprintf("m68k: resetting s68k, cycles=%i", SekCyclesLeft);
\r
102 Pico_mcd->m.busreq = d;
\r
105 Pico_mcd->s68k_regs[2] = d; // really use s68k side register
\r
108 dprintf("m68k_regs w3: %02x @%06x", (u8)d, SekPc);
\r
110 if ((Pico_mcd->s68k_regs[3]>>6) != ((d>>6)&3))
\r
111 dprintf("m68k: prg bank: %i -> %i", (Pico_mcd->s68k_regs[a]>>6), ((d>>6)&3));
\r
112 //if ((Pico_mcd->s68k_regs[3]&4) != (d&4)) dprintf("m68k: ram mode %i mbit", (d&4) ? 1 : 2);
\r
113 //if ((Pico_mcd->s68k_regs[3]&2) != (d&2)) dprintf("m68k: %s", (d&4) ? ((d&2) ? "word swap req" : "noop?") :
\r
114 // ((d&2) ? "word ram to s68k" : "word ram to m68k"));
\r
115 d |= Pico_mcd->s68k_regs[3]&0x1d;
\r
116 if (!(d & 4) && (d & 2)) d &= ~1; // return word RAM to s68k in 2M mode
\r
117 Pico_mcd->s68k_regs[3] = d; // really use s68k side register
\r
120 *((char *)&Pico_mcd->m.hint_vector+1) = d;
\r
123 *(char *)&Pico_mcd->m.hint_vector = d;
\r
126 //dprintf("m68k: comm flag: %02x", d);
\r
128 //dprintf("s68k @ %06x", SekPcS68k);
\r
130 Pico_mcd->s68k_regs[0xe] = d;
\r
134 if ((a&0xf0) == 0x10) {
\r
135 Pico_mcd->s68k_regs[a] = d;
\r
139 dprintf("m68k: invalid write? [%02x] %02x", a, d);
\r
144 static u32 s68k_reg_read16(u32 a)
\r
148 // dprintf("s68k_regs r%2i: [%02x] @ %06x", realsize&~1, a+(realsize&1), SekPcS68k);
\r
152 d = ((Pico_mcd->s68k_regs[0]&3)<<8) | 1; // ver = 0, not in reset state
\r
155 d = (Pico_mcd->s68k_regs[a]<<8) | (Pico_mcd->s68k_regs[a+1]&0x1f);
\r
156 dprintf("s68k_regs r3: %02x @%06x", (u8)d, SekPc);
\r
159 d = CDC_Read_Reg();
\r
162 d = Read_CDC_Host(1); // Gens returns 0 here on byte reads
\r
165 dprintf("s68k stopwatch read");
\r
167 case 0x34: // fader
\r
168 d = 0; // no busy bit
\r
172 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
176 // dprintf("ret = %04x", d);
\r
181 static void s68k_reg_write8(u32 a, u32 d)
\r
183 //dprintf("s68k_regs w%2i: [%02x] %02x @ %06x", realsize, a, d, SekPcS68k);
\r
185 // TODO: review against Gens
\r
188 return; // only m68k can change WP
\r
190 dprintf("s68k_regs w3: %02x @%06x", (u8)d, SekPc);
\r
193 d |= Pico_mcd->s68k_regs[3]&0xc2;
\r
194 if ((d ^ Pico_mcd->s68k_regs[3]) & 5) d &= ~2; // in case of mode or bank change we clear DMNA (m68k req) bit
\r
196 d |= Pico_mcd->s68k_regs[3]&0xc3;
\r
197 if (d&1) d &= ~2; // return word RAM to m68k in 2M mode
\r
201 dprintf("s68k CDC dest: %x", d&7);
\r
202 Pico_mcd->s68k_regs[4] = (Pico_mcd->s68k_regs[4]&0xC0) | (d&7); // CDC mode
\r
205 //dprintf("s68k CDC reg addr: %x", d&0xf);
\r
211 dprintf("s68k set CDC dma addr");
\r
213 case 0x33: // IRQ mask
\r
214 dprintf("s68k irq mask: %02x", d);
\r
215 if ((d&(1<<4)) && (Pico_mcd->s68k_regs[0x37]&4) && !(Pico_mcd->s68k_regs[0x33]&(1<<4))) {
\r
216 CDD_Export_Status();
\r
217 // counter75hz = 0; // ???
\r
220 case 0x34: // fader
\r
221 Pico_mcd->s68k_regs[a] = (u8) d & 0x7f;
\r
224 return; // d/m bit is unsetable
\r
226 u32 d_old = Pico_mcd->s68k_regs[0x37];
\r
227 Pico_mcd->s68k_regs[0x37] = d&7;
\r
228 if ((d&4) && !(d_old&4)) {
\r
229 CDD_Export_Status();
\r
230 // counter75hz = 0; // ???
\r
235 Pico_mcd->s68k_regs[a] = (u8) d;
\r
236 CDD_Import_Command();
\r
240 if ((a&0x1f0) == 0x10 || a == 0x0e || (a >= 0x38 && a < 0x42))
\r
242 dprintf("m68k: invalid write @ %02x?", a);
\r
246 Pico_mcd->s68k_regs[a] = (u8) d;
\r
253 static int PadRead(int i)
\r
255 int pad=0,value=0,TH;
\r
256 pad=~PicoPad[i]; // Get inverse of pad MXYZ SACB RLDU
\r
257 TH=Pico.ioports[i+1]&0x40;
\r
259 if(PicoOpt & 0x20) { // 6 button gamepad enabled
\r
260 int phase = Pico.m.padTHPhase[i];
\r
262 if(phase == 2 && !TH) {
\r
263 value=(pad&0xc0)>>2; // ?0SA 0000
\r
265 } else if(phase == 3 && TH) {
\r
266 value=(pad&0x30)|((pad>>8)&0xf); // ?1CB MXYZ
\r
268 } else if(phase == 3 && !TH) {
\r
269 value=((pad&0xc0)>>2)|0x0f; // ?0SA 1111
\r
274 if(TH) value=(pad&0x3f); // ?1CB RLDU
\r
275 else value=((pad&0xc0)>>2)|(pad&3); // ?0SA 00DU
\r
279 // orr the bits, which are set as output
\r
280 value |= Pico.ioports[i+1]&Pico.ioports[i+4];
\r
282 return value; // will mirror later
\r
285 static u8 z80Read8(u32 a)
\r
287 if(Pico.m.z80Run&1) return 0;
\r
292 // Z80 disabled, do some faking
\r
293 static u8 zerosent = 0;
\r
294 if(a == Pico.m.z80_lastaddr) { // probably polling something
\r
295 u8 d = Pico.m.z80_fakeval;
\r
296 if((d & 0xf) == 0xf && !zerosent) {
\r
297 d = 0; zerosent = 1;
\r
299 Pico.m.z80_fakeval++;
\r
304 Pico.m.z80_fakeval = 0;
\r
308 Pico.m.z80_lastaddr = (u16) a;
\r
309 return Pico.zram[a];
\r
313 // for nonstandard reads
\r
314 static u32 UnusualRead16(u32 a, int realsize)
\r
318 dprintf("unusual r%i: %06x @%06x", realsize&~1, (a&0xfffffe)+(realsize&1), SekPc);
\r
321 dprintf("ret = %04x", d);
\r
325 static u32 OtherRead16(u32 a, int realsize)
\r
329 if ((a&0xff0000)==0xa00000) {
\r
330 if ((a&0x4000)==0x0000) { d=z80Read8(a); d|=d<<8; goto end; } // Z80 ram (not byteswaped)
\r
331 if ((a&0x6000)==0x4000) { if(PicoOpt&1) d=YM2612Read(); else d=Pico.m.rotate++&3; goto end; } // 0x4000-0x5fff, Fudge if disabled
\r
332 d=0xffff; goto end;
\r
334 if ((a&0xffffe0)==0xa10000) { // I/O ports
\r
337 case 0: d=Pico.m.hardware; break; // Hardware value (Version register)
\r
338 case 1: d=PadRead(0); d|=Pico.ioports[1]&0x80; break;
\r
339 case 2: d=PadRead(1); d|=Pico.ioports[2]&0x80; break;
\r
340 default: d=Pico.ioports[a]; break; // IO ports can be used as RAM
\r
345 // |=0x80 for Shadow of the Beast & Super Offroad; rotate fakes next fetched instruction for Time Killers
\r
346 if (a==0xa11100) { d=((Pico.m.z80Run&1)<<8)|0x8000|Pico.m.rotate++; goto end; }
\r
348 if ((a&0xe700e0)==0xc00000) { d=PicoVideoRead(a); goto end; }
\r
350 if ((a&0xffffc0)==0xa12000) {
\r
351 d=m68k_reg_read16(a);
\r
355 d = UnusualRead16(a, realsize);
\r
361 //extern UINT32 mz80GetRegisterValue(void *, UINT32);
\r
363 static void OtherWrite8(u32 a,u32 d,int realsize)
\r
365 if ((a&0xe700f9)==0xc00011||(a&0xff7ff9)==0xa07f11) { if(PicoOpt&2) SN76496Write(d); return; } // PSG Sound
\r
366 if ((a&0xff4000)==0xa00000) { if(!(Pico.m.z80Run&1)) Pico.zram[a&0x1fff]=(u8)d; return; } // Z80 ram
\r
367 if ((a&0xff6000)==0xa04000) { if(PicoOpt&1) emustatus|=YM2612Write(a&3, d); return; } // FM Sound
\r
368 if ((a&0xffffe0)==0xa10000) { // I/O ports
\r
370 // 6 button gamepad: if TH went from 0 to 1, gamepad changes state
\r
373 Pico.m.padDelay[0] = 0;
\r
374 if(!(Pico.ioports[1]&0x40) && (d&0x40)) Pico.m.padTHPhase[0]++;
\r
377 Pico.m.padDelay[1] = 0;
\r
378 if(!(Pico.ioports[2]&0x40) && (d&0x40)) Pico.m.padTHPhase[1]++;
\r
381 Pico.ioports[a]=(u8)d; // IO ports can be used as RAM
\r
385 extern int z80startCycle, z80stopCycle;
\r
386 //int lineCycles=(488-SekCyclesLeft)&0x1ff;
\r
389 // hack: detect a nasty situation where Z80 was enabled and disabled in the same 68k timeslice (Golden Axe III)
\r
390 if((PicoOpt&4) && Pico.m.z80Run==1) z80_run(20);
\r
391 z80stopCycle = SekCyclesDone();
\r
392 //z80ExtraCycles += (lineCycles>>1)-(lineCycles>>5); // only meaningful in PicoFrameHints()
\r
394 z80startCycle = SekCyclesDone();
\r
395 //if(Pico.m.scanline != -1)
\r
396 //z80ExtraCycles -= (lineCycles>>1)-(lineCycles>>5)+16;
\r
398 //dprintf("set_zrun: %i [%i|%i] zPC=%04x @%06x", d, Pico.m.scanline, SekCyclesDone(), mz80GetRegisterValue(NULL, 0), SekPc);
\r
399 Pico.m.z80Run=(u8)d; return;
\r
401 if (a==0xa11200) { if(!(d&1)) z80_reset(); return; }
\r
403 if ((a&0xff7f00)==0xa06000) // Z80 BANK register
\r
405 Pico.m.z80_bank68k>>=1;
\r
406 Pico.m.z80_bank68k|=(d&1)<<8;
\r
407 Pico.m.z80_bank68k&=0x1ff; // 9 bits and filled in the new top one
\r
411 if ((a&0xe700e0)==0xc00000) { PicoVideoWrite(a,(u16)(d|(d<<8))); return; } // Byte access gets mirrored
\r
413 if ((a&0xffffc0)==0xa12000) { m68k_reg_write8(a, d); return; }
\r
415 dprintf("strange w%i: %06x, %08x @%06x", realsize, a&0xffffff, d, SekPc);
\r
418 static void OtherWrite16(u32 a,u32 d)
\r
420 if ((a&0xe700e0)==0xc00000) { PicoVideoWrite(a,(u16)d); return; }
\r
421 if ((a&0xff4000)==0xa00000) { if(!(Pico.m.z80Run&1)) Pico.zram[a&0x1fff]=(u8)(d>>8); return; } // Z80 ram (MSB only)
\r
423 if ((a&0xffffe0)==0xa10000) { // I/O ports
\r
425 // 6 button gamepad: if TH went from 0 to 1, gamepad changes state
\r
428 Pico.m.padDelay[0] = 0;
\r
429 if(!(Pico.ioports[1]&0x40) && (d&0x40)) Pico.m.padTHPhase[0]++;
\r
432 Pico.m.padDelay[1] = 0;
\r
433 if(!(Pico.ioports[2]&0x40) && (d&0x40)) Pico.m.padTHPhase[1]++;
\r
436 Pico.ioports[a]=(u8)d; // IO ports can be used as RAM
\r
439 if (a==0xa11100) { OtherWrite8(a, d>>8, 16); return; }
\r
440 if (a==0xa11200) { if(!(d&0x100)) z80_reset(); return; }
\r
442 OtherWrite8(a, d>>8, 16);
\r
443 OtherWrite8(a+1,d&0xff, 16);
\r
446 // -----------------------------------------------------------------
\r
447 // Read Rom and read Ram
\r
449 u8 PicoReadM68k8(u32 a)
\r
453 if ((a&0xe00000)==0xe00000) { d = *(u8 *)(Pico.ram+((a^1)&0xffff)); goto end; } // Ram
\r
457 if (a < 0x20000) { d = *(u8 *)(Pico_mcd->bios+(a^1)); goto end; } // bios
\r
460 if ((a&0xfe0000)==0x020000) {
\r
461 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
462 d = *(prg_bank+((a^1)&0x1ffff));
\r
467 if ((a&0xfc0000)==0x200000) {
\r
468 dprintf("m68k_wram r8: [%06x] @%06x", a, SekPc);
\r
469 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
470 if (a >= 0x220000) {
\r
473 a=((a&0x1fffe)<<1)|(a&1);
\r
474 if (Pico_mcd->s68k_regs[3]&1) a+=2;
\r
475 d = Pico_mcd->word_ram[a^1];
\r
478 // allow access in any mode, like Gens does
\r
479 d = Pico_mcd->word_ram[(a^1)&0x3ffff];
\r
481 dprintf("ret = %02x", (u8)d);
\r
485 if ((a&0xff4000)==0xa00000) { d=z80Read8(a); goto end; } // Z80 Ram
\r
487 if ((a&0xffffc0)==0xa12000)
\r
488 rdprintf("m68k_regs r8: [%02x] @%06x", a&0x3f, SekPc);
\r
490 d=OtherRead16(a&~1, 8|(a&1)); if ((a&1)==0) d>>=8;
\r
492 if ((a&0xffffc0)==0xa12000)
\r
493 rdprintf("ret = %02x", (u8)d);
\r
498 dprintf("r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPc);
\r
503 u16 PicoReadM68k16(u32 a)
\r
507 if ((a&0xe00000)==0xe00000) { d=*(u16 *)(Pico.ram+(a&0xfffe)); goto end; } // Ram
\r
511 if (a < 0x20000) { d = *(u16 *)(Pico_mcd->bios+a); goto end; } // bios
\r
514 if ((a&0xfe0000)==0x020000) {
\r
515 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
516 d = *(u16 *)(prg_bank+(a&0x1fffe));
\r
521 if ((a&0xfc0000)==0x200000) {
\r
522 dprintf("m68k_wram r16: [%06x] @%06x", a, SekPc);
\r
523 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
524 if (a >= 0x220000) {
\r
527 a=((a&0x1fffe)<<1);
\r
528 if (Pico_mcd->s68k_regs[3]&1) a+=2;
\r
529 d = *(u16 *)(Pico_mcd->word_ram+a);
\r
532 // allow access in any mode, like Gens does
\r
533 d = *(u16 *)(Pico_mcd->word_ram+(a&0x3fffe));
\r
535 dprintf("ret = %04x", d);
\r
539 if ((a&0xffffc0)==0xa12000)
\r
540 rdprintf("m68k_regs r16: [%02x] @%06x", a&0x3f, SekPc);
\r
542 d = (u16)OtherRead16(a, 16);
\r
544 if ((a&0xffffc0)==0xa12000)
\r
545 rdprintf("ret = %04x", d);
\r
550 dprintf("r16: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
555 u32 PicoReadM68k32(u32 a)
\r
559 if ((a&0xe00000)==0xe00000) { u16 *pm=(u16 *)(Pico.ram+(a&0xfffe)); d = (pm[0]<<16)|pm[1]; goto end; } // Ram
\r
563 if (a < 0x20000) { u16 *pm=(u16 *)(Pico_mcd->bios+a); d = (pm[0]<<16)|pm[1]; goto end; } // bios
\r
566 if ((a&0xfe0000)==0x020000) {
\r
567 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
568 u16 *pm=(u16 *)(prg_bank+(a&0x1fffe));
\r
569 d = (pm[0]<<16)|pm[1];
\r
574 if ((a&0xfc0000)==0x200000) {
\r
575 dprintf("m68k_wram r32: [%06x] @%06x", a, SekPc);
\r
576 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
577 if (a >= 0x220000) {
\r
581 a=((a&0x1fffe)<<1);
\r
582 if (Pico_mcd->s68k_regs[3]&1) a+=2;
\r
583 pm=(u16 *)(Pico_mcd->word_ram+a);
\r
584 d = (pm[0]<<16)|pm[1];
\r
587 // allow access in any mode, like Gens does
\r
588 u16 *pm=(u16 *)(Pico_mcd->word_ram+(a&0x3fffe)); d = (pm[0]<<16)|pm[1];
\r
590 dprintf("ret = %08x", d);
\r
594 if ((a&0xffffc0)==0xa12000)
\r
595 rdprintf("m68k_regs r32: [%02x] @%06x", a&0x3f, SekPc);
\r
597 d = (OtherRead16(a, 32)<<16)|OtherRead16(a+2, 32);
\r
599 if ((a&0xffffc0)==0xa12000)
\r
600 rdprintf("ret = %08x", d);
\r
604 dprintf("r32: %06x, %08x @%06x", a&0xffffff, d, SekPc);
\r
609 // -----------------------------------------------------------------
\r
612 void PicoWriteM68k8(u32 a,u8 d)
\r
615 dprintf("w8 : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
617 //if ((a&0xe0ffff)==0xe0a9ba+0x69c)
\r
618 // dprintf("w8 : %06x, %02x @%06x", a&0xffffff, d, SekPc);
\r
621 if ((a&0xe00000)==0xe00000) { u8 *pm=(u8 *)(Pico.ram+((a^1)&0xffff)); pm[0]=d; return; } // Ram
\r
626 if ((a&0xfe0000)==0x020000) {
\r
627 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
628 *(u8 *)(prg_bank+((a^1)&0x1ffff))=d;
\r
633 if ((a&0xfc0000)==0x200000) {
\r
634 dprintf("m68k_wram w8: [%06x] %02x @%06x", a, d, SekPc);
\r
635 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
636 if (a >= 0x220000) {
\r
639 a=((a&0x1fffe)<<1)|(a&1);
\r
640 if (Pico_mcd->s68k_regs[3]&1) a+=2;
\r
641 *(u8 *)(Pico_mcd->word_ram+(a^1))=d;
\r
644 // allow access in any mode, like Gens does
\r
645 *(u8 *)(Pico_mcd->word_ram+((a^1)&0x3ffff))=d;
\r
650 if ((a&0xffffc0)==0xa12000)
\r
651 rdprintf("m68k_regs w8: [%02x] %02x @%06x", a&0x3f, d, SekPc);
\r
653 OtherWrite8(a,d,8);
\r
656 void PicoWriteM68k16(u32 a,u16 d)
\r
659 dprintf("w16: %06x, %04x", a&0xffffff, d);
\r
661 // dprintf("w16: %06x, %04x @%06x", a&0xffffff, d, SekPc);
\r
663 if ((a&0xe00000)==0xe00000) { *(u16 *)(Pico.ram+(a&0xfffe))=d; return; } // Ram
\r
668 if ((a&0xfe0000)==0x020000) {
\r
669 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
670 *(u16 *)(prg_bank+(a&0x1fffe))=d;
\r
675 if ((a&0xfc0000)==0x200000) {
\r
676 dprintf("m68k_wram w16: [%06x] %04x @%06x", a, d, SekPc);
\r
677 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
678 if (a >= 0x220000) {
\r
681 a=((a&0x1fffe)<<1);
\r
682 if (Pico_mcd->s68k_regs[3]&1) a+=2;
\r
683 *(u16 *)(Pico_mcd->word_ram+a)=d;
\r
686 // allow access in any mode, like Gens does
\r
687 *(u16 *)(Pico_mcd->word_ram+(a&0x3fffe))=d;
\r
692 if ((a&0xffffc0)==0xa12000)
\r
693 rdprintf("m68k_regs w16: [%02x] %04x @%06x", a&0x3f, d, SekPc);
\r
698 void PicoWriteM68k32(u32 a,u32 d)
\r
701 dprintf("w32: %06x, %08x", a&0xffffff, d);
\r
704 if ((a&0xe00000)==0xe00000)
\r
707 u16 *pm=(u16 *)(Pico.ram+(a&0xfffe));
\r
708 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
715 if ((a&0xfe0000)==0x020000) {
\r
716 u8 *prg_bank = Pico_mcd->prg_ram_b[Pico_mcd->s68k_regs[3]>>6];
\r
717 u16 *pm=(u16 *)(prg_bank+(a&0x1fffe));
\r
718 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
723 if ((a&0xfc0000)==0x200000) {
\r
724 if (d != 0) // don't log clears
\r
725 dprintf("m68k_wram w32: [%06x] %08x @%06x", a, d, SekPc);
\r
726 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
727 if (a >= 0x220000) {
\r
731 a=((a&0x1fffe)<<1);
\r
732 if (Pico_mcd->s68k_regs[3]&1) a+=2;
\r
733 pm=(u16 *)(Pico_mcd->word_ram+a);
\r
734 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
737 // allow access in any mode, like Gens does
\r
738 u16 *pm=(u16 *)(Pico_mcd->word_ram+(a&0x3fffe));
\r
739 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
744 if ((a&0xffffc0)==0xa12000)
\r
745 rdprintf("m68k_regs w32: [%02x] %08x @%06x", a&0x3f, d, SekPc);
\r
747 OtherWrite16(a, (u16)(d>>16));
\r
748 OtherWrite16(a+2,(u16)d);
\r
752 // -----------------------------------------------------------------
\r
755 u8 PicoReadS68k8(u32 a)
\r
763 d = *(Pico_mcd->prg_ram+(a^1));
\r
768 if ((a&0xfffe00) == 0xff8000) {
\r
770 rdprintf("s68k_regs r8: [%02x] @ %06x", a, SekPcS68k);
\r
771 if (a >= 0x50 && a < 0x68)
\r
772 d = gfx_cd_read(a&~1);
\r
773 else d = s68k_reg_read16(a&~1);
\r
774 if ((a&1)==0) d>>=8;
\r
775 rdprintf("ret = %02x", (u8)d);
\r
779 // word RAM (2M area)
\r
780 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
781 dprintf("s68k_wram2M r8: [%06x] @%06x", a, SekPc);
\r
782 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
784 dprintf("(decode)");
\r
786 // allow access in any mode, like Gens does
\r
787 d = Pico_mcd->word_ram[(a^1)&0x3ffff];
\r
789 dprintf("ret = %02x", (u8)d);
\r
793 // word RAM (1M area)
\r
794 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
795 dprintf("s68k_wram1M r8: [%06x] @%06x", a, SekPc);
\r
796 a=((a&0x1fffe)<<1)|(a&1);
\r
797 if (!(Pico_mcd->s68k_regs[3]&1)) a+=2;
\r
798 d = Pico_mcd->word_ram[a^1];
\r
799 dprintf("ret = %02x", (u8)d);
\r
803 dprintf("s68k r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPcS68k);
\r
808 dprintf("s68k r8 : %06x, %02x @%06x", a&0xffffff, (u8)d, SekPcS68k);
\r
813 u16 PicoReadS68k16(u32 a)
\r
821 d = *(u16 *)(Pico_mcd->prg_ram+a);
\r
826 if ((a&0xfffe00) == 0xff8000) {
\r
828 rdprintf("s68k_regs r16: [%02x] @ %06x", a, SekPcS68k);
\r
829 if (a >= 0x50 && a < 0x68)
\r
830 d = gfx_cd_read(a);
\r
831 else d = s68k_reg_read16(a);
\r
832 rdprintf("ret = %04x", d);
\r
836 // word RAM (2M area)
\r
837 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
838 dprintf("s68k_wram2M r16: [%06x] @%06x", a, SekPc);
\r
839 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
841 dprintf("(decode)");
\r
843 // allow access in any mode, like Gens does
\r
844 d = *(u16 *)(Pico_mcd->word_ram+(a&0x3fffe));
\r
846 dprintf("ret = %04x", (u8)d);
\r
850 // word RAM (1M area)
\r
851 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
852 dprintf("s68k_wram1M r16: [%06x] @%06x", a, SekPc);
\r
853 a=((a&0x1fffe)<<1);
\r
854 if (!(Pico_mcd->s68k_regs[3]&1)) a+=2;
\r
855 d = *(u16 *)(Pico_mcd->word_ram+a);
\r
856 dprintf("ret = %04x", (u8)d);
\r
860 dprintf("s68k r16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
865 dprintf("s68k r16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
870 u32 PicoReadS68k32(u32 a)
\r
878 u16 *pm=(u16 *)(Pico_mcd->prg_ram+a);
\r
879 d = (pm[0]<<16)|pm[1];
\r
884 if ((a&0xfffe00) == 0xff8000) {
\r
886 rdprintf("s68k_regs r32: [%02x] @ %06x", a, SekPcS68k);
\r
887 if (a >= 0x50 && a < 0x68)
\r
888 d = (gfx_cd_read(a)<<16)|gfx_cd_read(a+2);
\r
889 else d = (s68k_reg_read16(a)<<16)|s68k_reg_read16(a+2);
\r
890 rdprintf("ret = %08x", d);
\r
894 // word RAM (2M area)
\r
895 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
896 dprintf("s68k_wram2M r32: [%06x] @%06x", a, SekPc);
\r
897 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
899 dprintf("(decode)");
\r
901 // allow access in any mode, like Gens does
\r
902 u16 *pm=(u16 *)(Pico_mcd->word_ram+(a&0x3fffe)); d = (pm[0]<<16)|pm[1];
\r
904 dprintf("ret = %08x", (u8)d);
\r
908 // word RAM (1M area)
\r
909 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
911 dprintf("s68k_wram1M 32: [%06x] @%06x", a, SekPc);
\r
912 a=((a&0x1fffe)<<1);
\r
913 if (!(Pico_mcd->s68k_regs[3]&1)) a+=2;
\r
914 pm=(u16 *)(Pico_mcd->word_ram+a);
\r
915 d = (pm[0]<<16)|pm[1];
\r
916 dprintf("ret = %08x", (u8)d);
\r
920 dprintf("s68k r32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
925 dprintf("s68k r32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
930 // -----------------------------------------------------------------
\r
932 void PicoWriteS68k8(u32 a,u8 d)
\r
935 dprintf("s68k w8 : %06x, %02x @%06x", a&0xffffff, d, SekPcS68k);
\r
942 u8 *pm=(u8 *)(Pico_mcd->prg_ram+(a^1));
\r
947 if (a != 0xff0011 && (a&0xff8000) == 0xff0000) // PCM hack
\r
951 if ((a&0xfffe00) == 0xff8000) {
\r
953 rdprintf("s68k_regs w8: [%02x] %02x @ %06x", a, d, SekPcS68k);
\r
954 if (a >= 0x50 && a < 0x68)
\r
955 gfx_cd_write(a&~1, (d<<8)|d);
\r
956 else s68k_reg_write8(a,d);
\r
960 // word RAM (2M area)
\r
961 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
962 dprintf("s68k_wram2M w8: [%06x] %02x @%06x", a, d, SekPc);
\r
963 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
965 dprintf("(decode)");
\r
967 // allow access in any mode, like Gens does
\r
968 *(u8 *)(Pico_mcd->word_ram+((a^1)&0x3ffff))=d;
\r
973 // word RAM (1M area)
\r
974 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
976 dprintf("s68k_wram1M w8: [%06x] %02x @%06x", a, d, SekPc);
\r
977 a=((a&0x1fffe)<<1)|(a&1);
\r
978 if (!(Pico_mcd->s68k_regs[3]&1)) a+=2;
\r
979 *(u8 *)(Pico_mcd->word_ram+(a^1))=d;
\r
983 dprintf("s68k w8 : %06x, %02x @%06x", a&0xffffff, d, SekPcS68k);
\r
986 void PicoWriteS68k16(u32 a,u16 d)
\r
989 dprintf("s68k w16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
996 *(u16 *)(Pico_mcd->prg_ram+a)=d;
\r
1001 if ((a&0xfffe00) == 0xff8000) {
\r
1003 rdprintf("s68k_regs w16: [%02x] %04x @ %06x", a, d, SekPcS68k);
\r
1004 if (a >= 0x50 && a < 0x68)
\r
1005 gfx_cd_write(a, d);
\r
1007 s68k_reg_write8(a, d>>8);
\r
1008 s68k_reg_write8(a+1,d&0xff);
\r
1013 // word RAM (2M area)
\r
1014 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
1015 dprintf("s68k_wram2M w16: [%06x] %04x @%06x", a, d, SekPc);
\r
1016 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
1018 dprintf("(decode)");
\r
1020 // allow access in any mode, like Gens does
\r
1021 *(u16 *)(Pico_mcd->word_ram+(a&0x3fffe))=d;
\r
1026 // word RAM (1M area)
\r
1027 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
1029 dprintf("s68k_wram1M w16: [%06x] %04x @%06x", a, d, SekPc);
\r
1030 a=((a&0x1fffe)<<1);
\r
1031 if (!(Pico_mcd->s68k_regs[3]&1)) a+=2;
\r
1032 *(u16 *)(Pico_mcd->word_ram+a)=d;
\r
1036 dprintf("s68k w16: %06x, %04x @%06x", a&0xffffff, d, SekPcS68k);
\r
1039 void PicoWriteS68k32(u32 a,u32 d)
\r
1041 #ifdef __debug_io2
\r
1042 dprintf("s68k w32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
1048 if (a < 0x80000) {
\r
1049 u16 *pm=(u16 *)(Pico_mcd->prg_ram+a);
\r
1050 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
1055 if ((a&0xfffe00) == 0xff8000) {
\r
1057 rdprintf("s68k_regs w32: [%02x] %08x @ %06x", a, d, SekPcS68k);
\r
1058 if (a >= 0x50 && a < 0x68) {
\r
1059 gfx_cd_write(a, d>>16);
\r
1060 gfx_cd_write(a+2, d&0xffff);
\r
1062 s68k_reg_write8(a, d>>24);
\r
1063 s68k_reg_write8(a+1,(d>>16)&0xff);
\r
1064 s68k_reg_write8(a+2,(d>>8) &0xff);
\r
1065 s68k_reg_write8(a+3, d &0xff);
\r
1070 // word RAM (2M area)
\r
1071 if ((a&0xfc0000)==0x080000) { // 080000-0bffff
\r
1072 dprintf("s68k_wram2M w32: [%06x] %08x @%06x", a, d, SekPc);
\r
1073 if (Pico_mcd->s68k_regs[3]&4) { // 1M mode?
\r
1075 dprintf("(decode)");
\r
1077 // allow access in any mode, like Gens does
\r
1078 u16 *pm=(u16 *)(Pico_mcd->word_ram+(a&0x3fffe));
\r
1079 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
1084 // word RAM (1M area)
\r
1085 if ((a&0xfe0000)==0x0c0000 && (Pico_mcd->s68k_regs[3]&4)) { // 0c0000-0dffff
\r
1088 dprintf("s68k_wram1M w32: [%06x] %08x @%06x", a, d, SekPc);
\r
1089 a=((a&0x1fffe)<<1);
\r
1090 if (!(Pico_mcd->s68k_regs[3]&1)) a+=2;
\r
1091 pm=(u16 *)(Pico_mcd->word_ram+a);
\r
1092 pm[0]=(u16)(d>>16); pm[1]=(u16)d;
\r
1095 dprintf("s68k w32: %06x, %08x @%06x", a&0xffffff, d, SekPcS68k);
\r
1100 // -----------------------------------------------------------------
\r
1103 unsigned char PicoReadCD8w (unsigned int a) {
\r
1104 return m68ki_cpu_p == &PicoS68kCPU ? PicoReadS68k8(a) : PicoReadM68k8(a);
\r
1106 unsigned short PicoReadCD16w(unsigned int a) {
\r
1107 return m68ki_cpu_p == &PicoS68kCPU ? PicoReadS68k16(a) : PicoReadM68k16(a);
\r
1109 unsigned int PicoReadCD32w(unsigned int a) {
\r
1110 return m68ki_cpu_p == &PicoS68kCPU ? PicoReadS68k32(a) : PicoReadM68k32(a);
\r
1112 void PicoWriteCD8w (unsigned int a, unsigned char d) {
\r
1113 if (m68ki_cpu_p == &PicoS68kCPU) PicoWriteS68k8(a, d); else PicoWriteM68k8(a, d);
\r
1115 void PicoWriteCD16w(unsigned int a, unsigned short d) {
\r
1116 if (m68ki_cpu_p == &PicoS68kCPU) PicoWriteS68k16(a, d); else PicoWriteM68k16(a, d);
\r
1118 void PicoWriteCD32w(unsigned int a, unsigned int d) {
\r
1119 if (m68ki_cpu_p == &PicoS68kCPU) PicoWriteS68k32(a, d); else PicoWriteM68k32(a, d);
\r
1122 // these are allowed to access RAM
\r
1123 unsigned int m68k_read_pcrelative_CD8 (unsigned int a) {
\r
1125 if(m68ki_cpu_p == &PicoS68kCPU) {
\r
1126 if (a < 0x80000) return *(u8 *)(Pico_mcd->prg_ram+(a^1)); // PRG Ram
\r
1127 else dprintf("s68k read_pcrel8 @ %06x", a);
\r
1129 if(a<Pico.romsize) return *(u8 *)(Pico.rom+(a^1)); // Rom
\r
1130 if((a&0xe00000)==0xe00000) return *(u8 *)(Pico.ram+((a^1)&0xffff)); // Ram
\r
1132 return 0;//(u8) lastread_d;
\r
1134 unsigned int m68k_read_pcrelative_CD16(unsigned int a) {
\r
1136 if(m68ki_cpu_p == &PicoS68kCPU) {
\r
1137 if (a < 0x80000) return *(u16 *)(Pico_mcd->prg_ram+(a&~1)); // PRG Ram
\r
1138 else dprintf("s68k read_pcrel16 @ %06x", a);
\r
1140 if(a<Pico.romsize) return *(u16 *)(Pico.rom+(a&~1)); // Rom
\r
1141 if((a&0xe00000)==0xe00000) return *(u16 *)(Pico.ram+(a&0xfffe)); // Ram
\r
1143 return 0;//(u16) lastread_d;
\r
1145 unsigned int m68k_read_pcrelative_CD32(unsigned int a) {
\r
1147 if(m68ki_cpu_p == &PicoS68kCPU) {
\r
1148 if (a < 0x80000) { u16 *pm=(u16 *)(Pico_mcd->prg_ram+(a&~1)); return (pm[0]<<16)|pm[1]; } // PRG Ram
\r
1149 else dprintf("s68k read_pcrel32 @ %06x", a);
\r
1151 if(a<Pico.romsize) { u16 *pm=(u16 *)(Pico.rom+(a&~1)); return (pm[0]<<16)|pm[1]; }
\r
1152 if((a&0xe00000)==0xe00000) { u16 *pm=(u16 *)(Pico.ram+(a&0xfffe)); return (pm[0]<<16)|pm[1]; } // Ram
\r
1154 return 0; //lastread_d;
\r
1156 #endif // EMU_M68K
\r