1 /* CpuArch.c -- CPU specific code
\r
2 2016-02-25: Igor Pavlov : Public domain */
\r
8 #ifdef MY_CPU_X86_OR_AMD64
\r
10 #if (defined(_MSC_VER) && !defined(MY_CPU_AMD64)) || defined(__GNUC__)
\r
14 #if !defined(USE_ASM) && _MSC_VER >= 1500
\r
18 #if defined(USE_ASM) && !defined(MY_CPU_AMD64)
\r
19 static UInt32 CheckFlag(UInt32 flag)
\r
25 __asm xor EAX, flag;
\r
33 __asm and flag, EAX;
\r
35 __asm__ __volatile__ (
\r
38 "movl %%EAX,%%EDX\n\t"
\r
44 "xorl %%EDX,%%EAX\n\t"
\r
47 "andl %%EAX, %0\n\t":
\r
48 "=c" (flag) : "c" (flag) :
\r
53 #define CHECK_CPUID_IS_SUPPORTED if (CheckFlag(1 << 18) == 0 || CheckFlag(1 << 21) == 0) return False;
\r
55 #define CHECK_CPUID_IS_SUPPORTED
\r
58 void MyCPUID(UInt32 function, UInt32 *a, UInt32 *b, UInt32 *c, UInt32 *d)
\r
64 UInt32 a2, b2, c2, d2;
\r
68 __asm mov EAX, function;
\r
82 __asm__ __volatile__ (
\r
83 #if defined(MY_CPU_AMD64) && defined(__PIC__)
\r
86 "xchg %%rbx, %%rdi;"
\r
89 #elif defined(MY_CPU_X86) && defined(__PIC__)
\r
92 "xchgl %%ebx, %%edi;"
\r
102 : "0" (function)) ;
\r
109 __cpuid(CPUInfo, function);
\r
118 Bool x86cpuid_CheckAndRead(Cx86cpuid *p)
\r
120 CHECK_CPUID_IS_SUPPORTED
\r
121 MyCPUID(0, &p->maxFunc, &p->vendor[0], &p->vendor[2], &p->vendor[1]);
\r
122 MyCPUID(1, &p->ver, &p->b, &p->c, &p->d);
\r
126 static const UInt32 kVendors[][3] =
\r
128 { 0x756E6547, 0x49656E69, 0x6C65746E},
\r
129 { 0x68747541, 0x69746E65, 0x444D4163},
\r
130 { 0x746E6543, 0x48727561, 0x736C7561}
\r
133 int x86cpuid_GetFirm(const Cx86cpuid *p)
\r
136 for (i = 0; i < sizeof(kVendors) / sizeof(kVendors[i]); i++)
\r
138 const UInt32 *v = kVendors[i];
\r
139 if (v[0] == p->vendor[0] &&
\r
140 v[1] == p->vendor[1] &&
\r
141 v[2] == p->vendor[2])
\r
147 Bool CPU_Is_InOrder()
\r
151 UInt32 family, model;
\r
152 if (!x86cpuid_CheckAndRead(&p))
\r
155 family = x86cpuid_GetFamily(p.ver);
\r
156 model = x86cpuid_GetModel(p.ver);
\r
158 firm = x86cpuid_GetFirm(&p);
\r
162 case CPU_FIRM_INTEL: return (family < 6 || (family == 6 && (
\r
163 /* In-Order Atom CPU */
\r
164 model == 0x1C /* 45 nm, N4xx, D4xx, N5xx, D5xx, 230, 330 */
\r
165 || model == 0x26 /* 45 nm, Z6xx */
\r
166 || model == 0x27 /* 32 nm, Z2460 */
\r
167 || model == 0x35 /* 32 nm, Z2760 */
\r
168 || model == 0x36 /* 32 nm, N2xxx, D2xxx */
\r
170 case CPU_FIRM_AMD: return (family < 5 || (family == 5 && (model < 6 || model == 0xA)));
\r
171 case CPU_FIRM_VIA: return (family < 6 || (family == 6 && model < 0xF));
\r
176 #if !defined(MY_CPU_AMD64) && defined(_WIN32)
\r
177 #include <windows.h>
\r
178 static Bool CPU_Sys_Is_SSE_Supported()
\r
180 #if _MSC_VER >= 1900 && WINAPI_FAMILY_PARTITION(WINAPI_PARTITION_APP)
\r
184 vi.dwOSVersionInfoSize = sizeof(vi);
\r
185 if (!GetVersionEx(&vi))
\r
187 return (vi.dwMajorVersion >= 5);
\r
190 #define CHECK_SYS_SSE_SUPPORT if (!CPU_Sys_Is_SSE_Supported()) return False;
\r
192 #define CHECK_SYS_SSE_SUPPORT
\r
195 Bool CPU_Is_Aes_Supported()
\r
198 CHECK_SYS_SSE_SUPPORT
\r
199 if (!x86cpuid_CheckAndRead(&p))
\r
201 return (p.c >> 25) & 1;
\r