2 * Memory I/O handlers for Sega/Mega CD.
\r
3 * (C) notaz, 2007-2009
\r
5 * This work is licensed under the terms of MAME license.
\r
6 * See COPYING file in the top-level directory.
\r
9 #include "../pico_int.h"
\r
10 #include "../memory.h"
\r
12 uptr s68k_read8_map [0x1000000 >> M68K_MEM_SHIFT];
\r
13 uptr s68k_read16_map [0x1000000 >> M68K_MEM_SHIFT];
\r
14 uptr s68k_write8_map [0x1000000 >> M68K_MEM_SHIFT];
\r
15 uptr s68k_write16_map[0x1000000 >> M68K_MEM_SHIFT];
\r
17 MAKE_68K_READ8(s68k_read8, s68k_read8_map)
\r
18 MAKE_68K_READ16(s68k_read16, s68k_read16_map)
\r
19 MAKE_68K_READ32(s68k_read32, s68k_read16_map)
\r
20 MAKE_68K_WRITE8(s68k_write8, s68k_write8_map)
\r
21 MAKE_68K_WRITE16(s68k_write16, s68k_write16_map)
\r
22 MAKE_68K_WRITE32(s68k_write32, s68k_write16_map)
\r
24 // -----------------------------------------------------------------
\r
26 // provided by ASM code:
\r
27 #ifdef _ASM_CD_MEMORY_C
\r
28 u32 PicoReadS68k8_pr(u32 a);
\r
29 u32 PicoReadS68k16_pr(u32 a);
\r
30 void PicoWriteS68k8_pr(u32 a, u32 d);
\r
31 void PicoWriteS68k16_pr(u32 a, u32 d);
\r
33 u32 PicoReadM68k8_cell0(u32 a);
\r
34 u32 PicoReadM68k8_cell1(u32 a);
\r
35 u32 PicoReadM68k16_cell0(u32 a);
\r
36 u32 PicoReadM68k16_cell1(u32 a);
\r
37 void PicoWriteM68k8_cell0(u32 a, u32 d);
\r
38 void PicoWriteM68k8_cell1(u32 a, u32 d);
\r
39 void PicoWriteM68k16_cell0(u32 a, u32 d);
\r
40 void PicoWriteM68k16_cell1(u32 a, u32 d);
\r
42 u32 PicoReadS68k8_dec0(u32 a);
\r
43 u32 PicoReadS68k8_dec1(u32 a);
\r
44 u32 PicoReadS68k16_dec0(u32 a);
\r
45 u32 PicoReadS68k16_dec1(u32 a);
\r
46 void PicoWriteS68k8_dec_m0b0(u32 a, u32 d);
\r
47 void PicoWriteS68k8_dec_m1b0(u32 a, u32 d);
\r
48 void PicoWriteS68k8_dec_m2b0(u32 a, u32 d);
\r
49 void PicoWriteS68k8_dec_m0b1(u32 a, u32 d);
\r
50 void PicoWriteS68k8_dec_m1b1(u32 a, u32 d);
\r
51 void PicoWriteS68k8_dec_m2b1(u32 a, u32 d);
\r
52 void PicoWriteS68k16_dec_m0b0(u32 a, u32 d);
\r
53 void PicoWriteS68k16_dec_m1b0(u32 a, u32 d);
\r
54 void PicoWriteS68k16_dec_m2b0(u32 a, u32 d);
\r
55 void PicoWriteS68k16_dec_m0b1(u32 a, u32 d);
\r
56 void PicoWriteS68k16_dec_m1b1(u32 a, u32 d);
\r
57 void PicoWriteS68k16_dec_m2b1(u32 a, u32 d);
\r
60 static void remap_prg_window(u32 r1, u32 r3);
\r
61 static void remap_word_ram(u32 r3);
\r
64 #define POLL_LIMIT 16
\r
65 #define POLL_CYCLES 64
\r
67 void m68k_comm_check(u32 a)
\r
69 pcd_sync_s68k(SekCyclesDone(), 0);
\r
70 if (SekNotPolling || a != Pico_mcd->m.m68k_poll_a) {
\r
71 Pico_mcd->m.m68k_poll_a = a;
\r
72 Pico_mcd->m.m68k_poll_cnt = 0;
\r
76 Pico_mcd->m.m68k_poll_cnt++;
\r
79 #ifndef _ASM_CD_MEMORY_C
\r
80 static u32 m68k_reg_read16(u32 a)
\r
87 // here IFL2 is always 0, just like in Gens
\r
88 d = ((Pico_mcd->s68k_regs[0x33] << 13) & 0x8000)
\r
89 | Pico_mcd->m.busreq;
\r
93 d = (Pico_mcd->s68k_regs[a]<<8) | (Pico_mcd->s68k_regs[a+1]&0xc7);
\r
94 elprintf(EL_CDREG3, "m68k_regs r3: %02x @%06x", (u8)d, SekPc);
\r
97 d = Pico_mcd->s68k_regs[4]<<8;
\r
100 d = *(u16 *)(Pico_mcd->bios + 0x72);
\r
103 d = Read_CDC_Host(0);
\r
106 elprintf(EL_UIO, "m68k FIXME: reserved read");
\r
108 case 0xC: // 384 cycle stopwatch timer
\r
110 d = pcd_cycles_m68k_to_s68k(SekCyclesDone());
\r
111 d = (d - Pico_mcd->m.stopwatch_base_c) / 384;
\r
113 elprintf(EL_CDREGS, "m68k stopwatch timer read (%04x)", d);
\r
118 // comm flag/cmd/status (0xE-0x2F)
\r
119 m68k_comm_check(a);
\r
120 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
124 elprintf(EL_UIO, "m68k_regs FIXME invalid read @ %02x", a);
\r
131 #ifndef _ASM_CD_MEMORY_C
\r
134 void m68k_reg_write8(u32 a, u32 d)
\r
142 if (d && (Pico_mcd->s68k_regs[0x33] & PCDS_IEN2)) {
\r
143 elprintf(EL_INTS, "m68k: s68k irq 2");
\r
144 pcd_sync_s68k(SekCyclesDone(), 0);
\r
145 SekInterruptS68k(2);
\r
150 dold = Pico_mcd->m.busreq;
\r
152 d |= 2; // verified: can't release bus on reset
\r
156 pcd_sync_s68k(SekCyclesDone(), 0);
\r
158 if ((dold ^ d) & 1)
\r
159 elprintf(EL_INTSW, "m68k: s68k reset %i", !(d&1));
\r
161 Pico_mcd->m.state_flags |= PCD_ST_S68K_RST;
\r
162 else if (d == 1 && (Pico_mcd->m.state_flags & PCD_ST_S68K_RST)) {
\r
163 Pico_mcd->m.state_flags &= ~PCD_ST_S68K_RST;
\r
164 elprintf(EL_CDREGS, "m68k: resetting s68k");
\r
167 if ((dold ^ d) & 2) {
\r
168 elprintf(EL_INTSW, "m68k: s68k brq %i", d >> 1);
\r
169 remap_prg_window(d, Pico_mcd->s68k_regs[3]);
\r
171 Pico_mcd->m.busreq = d;
\r
174 elprintf(EL_CDREGS, "m68k: prg wp=%02x", d);
\r
175 Pico_mcd->s68k_regs[2] = d; // really use s68k side register
\r
178 dold = Pico_mcd->s68k_regs[3];
\r
179 elprintf(EL_CDREG3, "m68k_regs w3: %02x @%06x", (u8)d, SekPc);
\r
180 if ((d ^ dold) & 0xc0) {
\r
181 elprintf(EL_CDREGS, "m68k: prg bank: %i -> %i",
\r
182 (Pico_mcd->s68k_regs[a]>>6), ((d>>6)&3));
\r
183 remap_prg_window(Pico_mcd->m.busreq, d);
\r
186 // 2M mode state is tracked regardless of current mode
\r
188 Pico_mcd->m.dmna_ret_2m |= 2;
\r
189 Pico_mcd->m.dmna_ret_2m &= ~1;
\r
191 if (dold & 4) { // 1M mode
\r
192 d ^= 2; // 0 sets DMNA, 1 does nothing
\r
193 d = (d & 0xc2) | (dold & 0x1f);
\r
196 d = (d & 0xc0) | (dold & 0x1c) | Pico_mcd->m.dmna_ret_2m;
\r
200 Pico_mcd->bios[0x72 + 1] = d; // simple hint vector changer
\r
203 Pico_mcd->bios[0x72] = d;
\r
204 elprintf(EL_CDREGS, "hint vector set to %04x%04x",
\r
205 ((u16 *)Pico_mcd->bios)[0x70/2], ((u16 *)Pico_mcd->bios)[0x72/2]);
\r
213 if ((a&0xf0) == 0x10)
\r
216 elprintf(EL_UIO, "m68k FIXME: invalid write? [%02x] %02x", a, d);
\r
220 if (d == Pico_mcd->s68k_regs[a])
\r
223 pcd_sync_s68k(SekCyclesDone(), 0);
\r
224 Pico_mcd->s68k_regs[a] = d;
\r
225 if (Pico_mcd->m.s68k_poll_a == (a & ~1))
\r
227 if (Pico_mcd->m.s68k_poll_cnt > POLL_LIMIT) {
\r
228 elprintf(EL_CDPOLL, "s68k poll release, a=%02x", a);
\r
231 Pico_mcd->m.s68k_poll_a = 0;
\r
235 u32 s68k_poll_detect(u32 a, u32 d)
\r
237 #ifdef USE_POLL_DETECT
\r
238 u32 cycles, cnt = 0;
\r
239 if (SekIsStoppedS68k())
\r
242 cycles = SekCyclesDoneS68k();
\r
243 if (!SekNotPolling && a == Pico_mcd->m.s68k_poll_a) {
\r
244 u32 clkdiff = cycles - Pico_mcd->m.s68k_poll_clk;
\r
245 if (clkdiff <= POLL_CYCLES) {
\r
246 cnt = Pico_mcd->m.s68k_poll_cnt + 1;
\r
247 //printf("-- diff: %u, cnt = %i\n", clkdiff, cnt);
\r
248 if (Pico_mcd->m.s68k_poll_cnt > POLL_LIMIT) {
\r
250 elprintf(EL_CDPOLL, "s68k poll detected @%06x, a=%02x",
\r
255 Pico_mcd->m.s68k_poll_a = a;
\r
256 Pico_mcd->m.s68k_poll_clk = cycles;
\r
257 Pico_mcd->m.s68k_poll_cnt = cnt;
\r
258 SekNotPollingS68k = 0;
\r
263 #define READ_FONT_DATA(basemask) \
\r
265 unsigned int fnt = *(unsigned int *)(Pico_mcd->s68k_regs + 0x4c); \
\r
266 unsigned int col0 = (fnt >> 8) & 0x0f, col1 = (fnt >> 12) & 0x0f; \
\r
267 if (fnt & (basemask << 0)) d = col1 ; else d = col0; \
\r
268 if (fnt & (basemask << 1)) d |= col1 << 4; else d |= col0 << 4; \
\r
269 if (fnt & (basemask << 2)) d |= col1 << 8; else d |= col0 << 8; \
\r
270 if (fnt & (basemask << 3)) d |= col1 << 12; else d |= col0 << 12; \
\r
274 #ifndef _ASM_CD_MEMORY_C
\r
277 u32 s68k_reg_read16(u32 a)
\r
283 return ((Pico_mcd->s68k_regs[0]&3)<<8) | 1; // ver = 0, not in reset state
\r
285 d = (Pico_mcd->s68k_regs[2]<<8) | (Pico_mcd->s68k_regs[3]&0x1f);
\r
286 elprintf(EL_CDREG3, "s68k_regs r3: %02x @%06x", (u8)d, SekPcS68k);
\r
287 return s68k_poll_detect(a, d);
\r
289 return CDC_Read_Reg();
\r
291 return Read_CDC_Host(1); // Gens returns 0 here on byte reads
\r
293 d = SekCyclesDoneS68k() - Pico_mcd->m.stopwatch_base_c;
\r
296 elprintf(EL_CDREGS, "s68k stopwatch timer read (%04x)", d);
\r
299 elprintf(EL_CDREGS, "s68k int3 timer read (%02x)", Pico_mcd->s68k_regs[31]);
\r
300 return Pico_mcd->s68k_regs[31];
\r
301 case 0x34: // fader
\r
302 return 0; // no busy bit
\r
303 case 0x50: // font data (check: Lunar 2, Silpheed)
\r
304 READ_FONT_DATA(0x00100000);
\r
307 READ_FONT_DATA(0x00010000);
\r
310 READ_FONT_DATA(0x10000000);
\r
313 READ_FONT_DATA(0x01000000);
\r
317 d = (Pico_mcd->s68k_regs[a]<<8) | Pico_mcd->s68k_regs[a+1];
\r
319 if (a >= 0x0e && a < 0x30)
\r
320 return s68k_poll_detect(a, d);
\r
325 #ifndef _ASM_CD_MEMORY_C
\r
328 void s68k_reg_write8(u32 a, u32 d)
\r
330 // Warning: d might have upper bits set
\r
337 return; // only m68k can change WP
\r
339 int dold = Pico_mcd->s68k_regs[3];
\r
340 elprintf(EL_CDREG3, "s68k_regs w3: %02x @%06x", (u8)d, SekPcS68k);
\r
346 Pico_mcd->m.dmna_ret_2m |= 1;
\r
347 Pico_mcd->m.dmna_ret_2m &= ~2; // DMNA clears
\r
353 elprintf(EL_CDREG3, "wram mode 2M->1M");
\r
354 wram_2M_to_1M(Pico_mcd->word_ram2M);
\r
357 if ((d ^ dold) & 0x1d)
\r
360 if ((d ^ dold) & 0x05)
\r
361 d &= ~2; // clear DMNA - swap complete
\r
366 elprintf(EL_CDREG3, "wram mode 1M->2M");
\r
367 wram_1M_to_2M(Pico_mcd->word_ram2M);
\r
370 d = (d & ~3) | Pico_mcd->m.dmna_ret_2m;
\r
375 elprintf(EL_CDREGS, "s68k CDC dest: %x", d&7);
\r
376 Pico_mcd->s68k_regs[4] = (Pico_mcd->s68k_regs[4]&0xC0) | (d&7); // CDC mode
\r
379 //dprintf("s68k CDC reg addr: %x", d&0xf);
\r
385 elprintf(EL_CDREGS, "s68k set CDC dma addr");
\r
388 case 0xd: // 384 cycle stopwatch timer
\r
389 elprintf(EL_CDREGS|EL_CD, "s68k clear stopwatch (%x)", d);
\r
390 // does this also reset internal 384 cycle counter?
\r
391 Pico_mcd->m.stopwatch_base_c = SekCyclesDoneS68k();
\r
397 case 0x31: // 384 cycle int3 timer
\r
399 elprintf(EL_CDREGS|EL_CD, "s68k set int3 timer: %02x", d);
\r
400 Pico_mcd->s68k_regs[a] = (u8) d;
\r
401 if (d) // d or d+1??
\r
402 pcd_event_schedule_s68k(PCD_EVENT_TIMER3, d * 384);
\r
404 pcd_event_schedule(0, PCD_EVENT_TIMER3, 0);
\r
406 case 0x33: // IRQ mask
\r
407 elprintf(EL_CDREGS|EL_CD, "s68k irq mask: %02x", d);
\r
409 if ((d ^ Pico_mcd->s68k_regs[0x33]) & d & PCDS_IEN4) {
\r
410 if (Pico_mcd->s68k_regs[0x37] & 4)
\r
411 CDD_Export_Status();
\r
414 case 0x34: // fader
\r
415 Pico_mcd->s68k_regs[a] = (u8) d & 0x7f;
\r
418 return; // d/m bit is unsetable
\r
420 u32 d_old = Pico_mcd->s68k_regs[0x37];
\r
421 Pico_mcd->s68k_regs[0x37] = d&7;
\r
422 if ((d&4) && !(d_old&4)) {
\r
423 CDD_Export_Status();
\r
428 Pico_mcd->s68k_regs[a] = (u8) d;
\r
429 CDD_Import_Command();
\r
435 if ((a&0x1f0) == 0x20)
\r
438 if ((a&0x1f0) == 0x10 || (a >= 0x38 && a < 0x42))
\r
440 elprintf(EL_UIO, "s68k FIXME: invalid write @ %02x?", a);
\r
444 Pico_mcd->s68k_regs[a] = (u8) d;
\r
448 Pico_mcd->s68k_regs[a] = (u8) d;
\r
449 if (Pico_mcd->m.m68k_poll_cnt)
\r
451 Pico_mcd->m.m68k_poll_cnt = 0;
\r
454 void s68k_reg_write16(u32 a, u32 d)
\r
456 u8 *r = Pico_mcd->s68k_regs;
\r
458 if ((a & 0x1f0) == 0x20)
\r
463 // special case, 2 byte writes would be handled differently
\r
467 case 0x58: // stamp data size
\r
470 case 0x5a: // stamp map base address
\r
472 r[0x5b] = d & 0xe0;
\r
474 case 0x5c: // V cell size
\r
475 r[0x5d] = d & 0x1f;
\r
477 case 0x5e: // image buffer start address
\r
479 r[0x5f] = d & 0xf8;
\r
481 case 0x60: // image buffer offset
\r
482 r[0x61] = d & 0x3f;
\r
484 case 0x62: // h dot size
\r
485 r[0x62] = (d >> 8) & 1;
\r
488 case 0x64: // v dot size
\r
491 case 0x66: // trace vector base address
\r
501 s68k_reg_write8(a, d >> 8);
\r
502 s68k_reg_write8(a + 1, d & 0xff);
\r
508 if (Pico_mcd->m.m68k_poll_cnt)
\r
510 Pico_mcd->m.m68k_poll_cnt = 0;
\r
513 // -----------------------------------------------------------------
\r
515 // -----------------------------------------------------------------
\r
517 #ifndef _ASM_CD_MEMORY_C
\r
518 #include "cell_map.c"
\r
520 // WORD RAM, cell aranged area (220000 - 23ffff)
\r
521 static u32 PicoReadM68k8_cell0(u32 a)
\r
523 a = (a&3) | (cell_map(a >> 2) << 2); // cell arranged
\r
524 return Pico_mcd->word_ram1M[0][a ^ 1];
\r
527 static u32 PicoReadM68k8_cell1(u32 a)
\r
529 a = (a&3) | (cell_map(a >> 2) << 2);
\r
530 return Pico_mcd->word_ram1M[1][a ^ 1];
\r
533 static u32 PicoReadM68k16_cell0(u32 a)
\r
535 a = (a&2) | (cell_map(a >> 2) << 2);
\r
536 return *(u16 *)(Pico_mcd->word_ram1M[0] + a);
\r
539 static u32 PicoReadM68k16_cell1(u32 a)
\r
541 a = (a&2) | (cell_map(a >> 2) << 2);
\r
542 return *(u16 *)(Pico_mcd->word_ram1M[1] + a);
\r
545 static void PicoWriteM68k8_cell0(u32 a, u32 d)
\r
547 a = (a&3) | (cell_map(a >> 2) << 2);
\r
548 Pico_mcd->word_ram1M[0][a ^ 1] = d;
\r
551 static void PicoWriteM68k8_cell1(u32 a, u32 d)
\r
553 a = (a&3) | (cell_map(a >> 2) << 2);
\r
554 Pico_mcd->word_ram1M[1][a ^ 1] = d;
\r
557 static void PicoWriteM68k16_cell0(u32 a, u32 d)
\r
559 a = (a&3) | (cell_map(a >> 2) << 2);
\r
560 *(u16 *)(Pico_mcd->word_ram1M[0] + a) = d;
\r
563 static void PicoWriteM68k16_cell1(u32 a, u32 d)
\r
565 a = (a&3) | (cell_map(a >> 2) << 2);
\r
566 *(u16 *)(Pico_mcd->word_ram1M[1] + a) = d;
\r
570 // RAM cart (40000 - 7fffff, optional)
\r
571 static u32 PicoReadM68k8_ramc(u32 a)
\r
574 if (a == 0x400001) {
\r
575 if (SRam.data != NULL)
\r
580 if ((a & 0xfe0000) == 0x600000) {
\r
581 if (SRam.data != NULL)
\r
582 d = SRam.data[((a >> 1) & 0xffff) + 0x2000];
\r
587 return Pico_mcd->m.bcram_reg;
\r
589 elprintf(EL_UIO, "m68k unmapped r8 [%06x] @%06x", a, SekPc);
\r
593 static u32 PicoReadM68k16_ramc(u32 a)
\r
595 elprintf(EL_ANOMALY, "ramcart r16: [%06x] @%06x", a, SekPcS68k);
\r
596 return PicoReadM68k8_ramc(a + 1);
\r
599 static void PicoWriteM68k8_ramc(u32 a, u32 d)
\r
601 if ((a & 0xfe0000) == 0x600000) {
\r
602 if (SRam.data != NULL && (Pico_mcd->m.bcram_reg & 1)) {
\r
603 SRam.data[((a>>1) & 0xffff) + 0x2000] = d;
\r
609 if (a == 0x7fffff) {
\r
610 Pico_mcd->m.bcram_reg = d;
\r
614 elprintf(EL_UIO, "m68k unmapped w8 [%06x] %02x @%06x",
\r
615 a, d & 0xff, SekPc);
\r
618 static void PicoWriteM68k16_ramc(u32 a, u32 d)
\r
620 elprintf(EL_ANOMALY, "ramcart w16: [%06x] %04x @%06x",
\r
622 PicoWriteM68k8_ramc(a + 1, d);
\r
625 // IO/control/cd registers (a10000 - ...)
\r
626 #ifndef _ASM_CD_MEMORY_C
\r
627 u32 PicoRead8_mcd_io(u32 a)
\r
630 if ((a & 0xff00) == 0x2000) { // a12000 - a120ff
\r
631 d = m68k_reg_read16(a); // TODO: m68k_reg_read8
\r
635 elprintf(EL_CDREGS, "m68k_regs r8: [%02x] %02x @%06x",
\r
636 a & 0x3f, d, SekPc);
\r
640 // fallback to default MD handler
\r
641 return PicoRead8_io(a);
\r
644 u32 PicoRead16_mcd_io(u32 a)
\r
647 if ((a & 0xff00) == 0x2000) {
\r
648 d = m68k_reg_read16(a);
\r
649 elprintf(EL_CDREGS, "m68k_regs r16: [%02x] %04x @%06x",
\r
650 a & 0x3f, d, SekPc);
\r
654 return PicoRead16_io(a);
\r
657 void PicoWrite8_mcd_io(u32 a, u32 d)
\r
659 if ((a & 0xff00) == 0x2000) { // a12000 - a120ff
\r
660 elprintf(EL_CDREGS, "m68k_regs w8: [%02x] %02x @%06x",
\r
661 a & 0x3f, d, SekPc);
\r
662 m68k_reg_write8(a, d);
\r
666 PicoWrite8_io(a, d);
\r
669 void PicoWrite16_mcd_io(u32 a, u32 d)
\r
671 if ((a & 0xff00) == 0x2000) { // a12000 - a120ff
\r
672 elprintf(EL_CDREGS, "m68k_regs w16: [%02x] %04x @%06x",
\r
673 a & 0x3f, d, SekPc);
\r
675 m68k_reg_write8(a, d >> 8);
\r
676 if ((a & 0x3e) != 0x0e) // special case
\r
677 m68k_reg_write8(a + 1, d & 0xff);
\r
681 PicoWrite16_io(a, d);
\r
685 // -----------------------------------------------------------------
\r
687 // -----------------------------------------------------------------
\r
689 static u32 s68k_unmapped_read8(u32 a)
\r
691 elprintf(EL_UIO, "s68k unmapped r8 [%06x] @%06x", a, SekPc);
\r
695 static u32 s68k_unmapped_read16(u32 a)
\r
697 elprintf(EL_UIO, "s68k unmapped r16 [%06x] @%06x", a, SekPc);
\r
701 static void s68k_unmapped_write8(u32 a, u32 d)
\r
703 elprintf(EL_UIO, "s68k unmapped w8 [%06x] %02x @%06x",
\r
704 a, d & 0xff, SekPc);
\r
707 static void s68k_unmapped_write16(u32 a, u32 d)
\r
709 elprintf(EL_UIO, "s68k unmapped w16 [%06x] %04x @%06x",
\r
710 a, d & 0xffff, SekPc);
\r
713 // PRG RAM protected range (000000 - 01fdff)?
\r
714 // XXX verify: ff00 or 1fe00 max?
\r
715 static void PicoWriteS68k8_prgwp(u32 a, u32 d)
\r
717 if (a >= (Pico_mcd->s68k_regs[2] << 9))
\r
718 Pico_mcd->prg_ram[a ^ 1] = d;
\r
721 static void PicoWriteS68k16_prgwp(u32 a, u32 d)
\r
723 if (a >= (Pico_mcd->s68k_regs[2] << 9))
\r
724 *(u16 *)(Pico_mcd->prg_ram + a) = d;
\r
727 #ifndef _ASM_CD_MEMORY_C
\r
729 // decode (080000 - 0bffff, in 1M mode)
\r
730 static u32 PicoReadS68k8_dec0(u32 a)
\r
732 u32 d = Pico_mcd->word_ram1M[0][((a >> 1) ^ 1) & 0x1ffff];
\r
740 static u32 PicoReadS68k8_dec1(u32 a)
\r
742 u32 d = Pico_mcd->word_ram1M[1][((a >> 1) ^ 1) & 0x1ffff];
\r
750 static u32 PicoReadS68k16_dec0(u32 a)
\r
752 u32 d = Pico_mcd->word_ram1M[0][((a >> 1) ^ 1) & 0x1ffff];
\r
758 static u32 PicoReadS68k16_dec1(u32 a)
\r
760 u32 d = Pico_mcd->word_ram1M[1][((a >> 1) ^ 1) & 0x1ffff];
\r
766 /* check: jaguar xj 220 (draws entire world using decode) */
\r
767 #define mk_decode_w8(bank) \
\r
768 static void PicoWriteS68k8_dec_m0b##bank(u32 a, u32 d) \
\r
770 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
773 *pd = (*pd & 0x0f) | (d << 4); \
\r
775 *pd = (*pd & 0xf0) | (d & 0x0f); \
\r
778 static void PicoWriteS68k8_dec_m1b##bank(u32 a, u32 d) \
\r
780 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
781 u8 mask = (a & 1) ? 0x0f : 0xf0; \
\r
783 if (!(*pd & mask) && (d & 0x0f)) /* underwrite */ \
\r
784 PicoWriteS68k8_dec_m0b##bank(a, d); \
\r
787 static void PicoWriteS68k8_dec_m2b##bank(u32 a, u32 d) /* ...and m3? */ \
\r
789 if (d & 0x0f) /* overwrite */ \
\r
790 PicoWriteS68k8_dec_m0b##bank(a, d); \
\r
796 #define mk_decode_w16(bank) \
\r
797 static void PicoWriteS68k16_dec_m0b##bank(u32 a, u32 d) \
\r
799 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
802 *pd = d | (d >> 4); \
\r
805 static void PicoWriteS68k16_dec_m1b##bank(u32 a, u32 d) \
\r
807 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
809 d &= 0x0f0f; /* underwrite */ \
\r
810 if (!(*pd & 0xf0)) *pd |= d >> 4; \
\r
811 if (!(*pd & 0x0f)) *pd |= d; \
\r
814 static void PicoWriteS68k16_dec_m2b##bank(u32 a, u32 d) \
\r
816 u8 *pd = &Pico_mcd->word_ram1M[bank][((a >> 1) ^ 1) & 0x1ffff]; \
\r
818 d &= 0x0f0f; /* overwrite */ \
\r
821 if (!(d & 0xf0)) d |= *pd & 0xf0; \
\r
822 if (!(d & 0x0f)) d |= *pd & 0x0f; \
\r
831 // backup RAM (fe0000 - feffff)
\r
832 static u32 PicoReadS68k8_bram(u32 a)
\r
834 return Pico_mcd->bram[(a>>1)&0x1fff];
\r
837 static u32 PicoReadS68k16_bram(u32 a)
\r
840 elprintf(EL_ANOMALY, "FIXME: s68k_bram r16: [%06x] @%06x", a, SekPcS68k);
\r
841 a = (a >> 1) & 0x1fff;
\r
842 d = Pico_mcd->bram[a++];
\r
843 d|= Pico_mcd->bram[a++] << 8; // probably wrong, TODO: verify
\r
847 static void PicoWriteS68k8_bram(u32 a, u32 d)
\r
849 Pico_mcd->bram[(a >> 1) & 0x1fff] = d;
\r
853 static void PicoWriteS68k16_bram(u32 a, u32 d)
\r
855 elprintf(EL_ANOMALY, "s68k_bram w16: [%06x] %04x @%06x", a, d, SekPcS68k);
\r
856 a = (a >> 1) & 0x1fff;
\r
857 Pico_mcd->bram[a++] = d;
\r
858 Pico_mcd->bram[a++] = d >> 8; // TODO: verify..
\r
862 #ifndef _ASM_CD_MEMORY_C
\r
864 // PCM and registers (ff0000 - ffffff)
\r
865 static u32 PicoReadS68k8_pr(u32 a)
\r
870 if ((a & 0xfe00) == 0x8000) {
\r
872 if (a >= 0x0e && a < 0x30) {
\r
873 d = Pico_mcd->s68k_regs[a];
\r
874 s68k_poll_detect(a & ~1, d);
\r
877 d = s68k_reg_read16(a & ~1);
\r
883 elprintf(EL_CDREGS, "s68k_regs r8: [%02x] %02x @%06x",
\r
889 // XXX: verify: probably odd addrs only?
\r
890 if ((a & 0x8000) == 0x0000) {
\r
893 d = Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a >> 1) & 0xfff];
\r
894 else if (a >= 0x20)
\r
895 d = pcd_pcm_read(a >> 1);
\r
900 return s68k_unmapped_read8(a);
\r
903 static u32 PicoReadS68k16_pr(u32 a)
\r
908 if ((a & 0xfe00) == 0x8000) {
\r
910 d = s68k_reg_read16(a);
\r
912 elprintf(EL_CDREGS, "s68k_regs r16: [%02x] %04x @%06x",
\r
918 if ((a & 0x8000) == 0x0000) {
\r
921 d = Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a >> 1) & 0xfff];
\r
922 else if (a >= 0x20)
\r
923 d = pcd_pcm_read(a >> 1);
\r
928 return s68k_unmapped_read16(a);
\r
931 static void PicoWriteS68k8_pr(u32 a, u32 d)
\r
934 if ((a & 0xfe00) == 0x8000) {
\r
936 elprintf(EL_CDREGS, "s68k_regs w8: [%02x] %02x @%06x", a, d, SekPcS68k);
\r
937 if (0x59 <= a && a < 0x68) // word regs
\r
938 s68k_reg_write16(a & ~1, (d << 8) | d);
\r
940 s68k_reg_write8(a, d);
\r
945 if ((a & 0x8000) == 0x0000) {
\r
948 Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a>>1)&0xfff] = d;
\r
950 pcd_pcm_write(a>>1, d);
\r
954 s68k_unmapped_write8(a, d);
\r
957 static void PicoWriteS68k16_pr(u32 a, u32 d)
\r
960 if ((a & 0xfe00) == 0x8000) {
\r
962 elprintf(EL_CDREGS, "s68k_regs w16: [%02x] %04x @%06x", a, d, SekPcS68k);
\r
963 s68k_reg_write16(a, d);
\r
968 if ((a & 0x8000) == 0x0000) {
\r
971 Pico_mcd->pcm_ram_b[Pico_mcd->pcm.bank][(a>>1)&0xfff] = d;
\r
973 pcd_pcm_write(a>>1, d & 0xff);
\r
977 s68k_unmapped_write16(a, d);
\r
982 static const void *m68k_cell_read8[] = { PicoReadM68k8_cell0, PicoReadM68k8_cell1 };
\r
983 static const void *m68k_cell_read16[] = { PicoReadM68k16_cell0, PicoReadM68k16_cell1 };
\r
984 static const void *m68k_cell_write8[] = { PicoWriteM68k8_cell0, PicoWriteM68k8_cell1 };
\r
985 static const void *m68k_cell_write16[] = { PicoWriteM68k16_cell0, PicoWriteM68k16_cell1 };
\r
987 static const void *s68k_dec_read8[] = { PicoReadS68k8_dec0, PicoReadS68k8_dec1 };
\r
988 static const void *s68k_dec_read16[] = { PicoReadS68k16_dec0, PicoReadS68k16_dec1 };
\r
990 static const void *s68k_dec_write8[2][4] = {
\r
991 { PicoWriteS68k8_dec_m0b0, PicoWriteS68k8_dec_m1b0, PicoWriteS68k8_dec_m2b0, PicoWriteS68k8_dec_m2b0 },
\r
992 { PicoWriteS68k8_dec_m0b1, PicoWriteS68k8_dec_m1b1, PicoWriteS68k8_dec_m2b1, PicoWriteS68k8_dec_m2b1 },
\r
995 static const void *s68k_dec_write16[2][4] = {
\r
996 { PicoWriteS68k16_dec_m0b0, PicoWriteS68k16_dec_m1b0, PicoWriteS68k16_dec_m2b0, PicoWriteS68k16_dec_m2b0 },
\r
997 { PicoWriteS68k16_dec_m0b1, PicoWriteS68k16_dec_m1b1, PicoWriteS68k16_dec_m2b1, PicoWriteS68k16_dec_m2b1 },
\r
1000 // -----------------------------------------------------------------
\r
1002 static void remap_prg_window(u32 r1, u32 r3)
\r
1006 void *bank = Pico_mcd->prg_ram_b[(r3 >> 6) & 3];
\r
1007 cpu68k_map_all_ram(0x020000, 0x03ffff, bank, 0);
\r
1010 m68k_map_unmap(0x020000, 0x03ffff);
\r
1014 static void remap_word_ram(u32 r3)
\r
1020 // 2M mode. XXX: allowing access in all cases for simplicity
\r
1021 bank = Pico_mcd->word_ram2M;
\r
1022 cpu68k_map_all_ram(0x200000, 0x23ffff, bank, 0);
\r
1023 cpu68k_map_all_ram(0x080000, 0x0bffff, bank, 1);
\r
1024 // TODO: handle 0x0c0000
\r
1028 int m = (r3 & 0x18) >> 3;
\r
1029 bank = Pico_mcd->word_ram1M[b0];
\r
1030 cpu68k_map_all_ram(0x200000, 0x21ffff, bank, 0);
\r
1031 bank = Pico_mcd->word_ram1M[b0 ^ 1];
\r
1032 cpu68k_map_all_ram(0x0c0000, 0x0effff, bank, 1);
\r
1033 // "cell arrange" on m68k
\r
1034 cpu68k_map_set(m68k_read8_map, 0x220000, 0x23ffff, m68k_cell_read8[b0], 1);
\r
1035 cpu68k_map_set(m68k_read16_map, 0x220000, 0x23ffff, m68k_cell_read16[b0], 1);
\r
1036 cpu68k_map_set(m68k_write8_map, 0x220000, 0x23ffff, m68k_cell_write8[b0], 1);
\r
1037 cpu68k_map_set(m68k_write16_map, 0x220000, 0x23ffff, m68k_cell_write16[b0], 1);
\r
1038 // "decode format" on s68k
\r
1039 cpu68k_map_set(s68k_read8_map, 0x080000, 0x0bffff, s68k_dec_read8[b0 ^ 1], 1);
\r
1040 cpu68k_map_set(s68k_read16_map, 0x080000, 0x0bffff, s68k_dec_read16[b0 ^ 1], 1);
\r
1041 cpu68k_map_set(s68k_write8_map, 0x080000, 0x0bffff, s68k_dec_write8[b0 ^ 1][m], 1);
\r
1042 cpu68k_map_set(s68k_write16_map, 0x080000, 0x0bffff, s68k_dec_write16[b0 ^ 1][m], 1);
\r
1046 // update fetchmap..
\r
1050 for (i = M68K_FETCHBANK1*2/16; (i<<(24-FAMEC_FETCHBITS)) < 0x240000; i++)
\r
1051 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico_mcd->word_ram2M - 0x200000;
\r
1055 for (i = M68K_FETCHBANK1*2/16; (i<<(24-FAMEC_FETCHBITS)) < 0x220000; i++)
\r
1056 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico_mcd->word_ram1M[r3 & 1] - 0x200000;
\r
1057 for (i = M68K_FETCHBANK1*0x0c/0x100; (i<<(24-FAMEC_FETCHBITS)) < 0x0e0000; i++)
\r
1058 PicoCpuFS68k.Fetch[i] = (unsigned long)Pico_mcd->word_ram1M[(r3&1)^1] - 0x0c0000;
\r
1063 void pcd_state_loaded_mem(void)
\r
1065 u32 r3 = Pico_mcd->s68k_regs[3];
\r
1067 /* after load events */
\r
1068 if (r3 & 4) // 1M mode?
\r
1069 wram_2M_to_1M(Pico_mcd->word_ram2M);
\r
1070 remap_word_ram(r3);
\r
1071 remap_prg_window(Pico_mcd->m.busreq, r3);
\r
1072 Pico_mcd->m.dmna_ret_2m &= 3;
\r
1074 // restore hint vector
\r
1075 *(unsigned short *)(Pico_mcd->bios + 0x72) = Pico_mcd->m.hint_vector;
\r
1079 static void m68k_mem_setup_cd(void);
\r
1082 PICO_INTERNAL void PicoMemSetupCD(void)
\r
1084 // setup default main68k map
\r
1087 // main68k map (BIOS mapped by PicoMemSetup()):
\r
1089 if (PicoOpt & POPT_EN_MCD_RAMCART) {
\r
1090 cpu68k_map_set(m68k_read8_map, 0x400000, 0x7fffff, PicoReadM68k8_ramc, 1);
\r
1091 cpu68k_map_set(m68k_read16_map, 0x400000, 0x7fffff, PicoReadM68k16_ramc, 1);
\r
1092 cpu68k_map_set(m68k_write8_map, 0x400000, 0x7fffff, PicoWriteM68k8_ramc, 1);
\r
1093 cpu68k_map_set(m68k_write16_map, 0x400000, 0x7fffff, PicoWriteM68k16_ramc, 1);
\r
1097 cpu68k_map_set(m68k_read8_map, 0xa10000, 0xa1ffff, PicoRead8_mcd_io, 1);
\r
1098 cpu68k_map_set(m68k_read16_map, 0xa10000, 0xa1ffff, PicoRead16_mcd_io, 1);
\r
1099 cpu68k_map_set(m68k_write8_map, 0xa10000, 0xa1ffff, PicoWrite8_mcd_io, 1);
\r
1100 cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, PicoWrite16_mcd_io, 1);
\r
1103 cpu68k_map_set(s68k_read8_map, 0x000000, 0xffffff, s68k_unmapped_read8, 1);
\r
1104 cpu68k_map_set(s68k_read16_map, 0x000000, 0xffffff, s68k_unmapped_read16, 1);
\r
1105 cpu68k_map_set(s68k_write8_map, 0x000000, 0xffffff, s68k_unmapped_write8, 1);
\r
1106 cpu68k_map_set(s68k_write16_map, 0x000000, 0xffffff, s68k_unmapped_write16, 1);
\r
1109 cpu68k_map_set(s68k_read8_map, 0x000000, 0x07ffff, Pico_mcd->prg_ram, 0);
\r
1110 cpu68k_map_set(s68k_read16_map, 0x000000, 0x07ffff, Pico_mcd->prg_ram, 0);
\r
1111 cpu68k_map_set(s68k_write8_map, 0x000000, 0x07ffff, Pico_mcd->prg_ram, 0);
\r
1112 cpu68k_map_set(s68k_write16_map, 0x000000, 0x07ffff, Pico_mcd->prg_ram, 0);
\r
1113 cpu68k_map_set(s68k_write8_map, 0x000000, 0x01ffff, PicoWriteS68k8_prgwp, 1);
\r
1114 cpu68k_map_set(s68k_write16_map, 0x000000, 0x01ffff, PicoWriteS68k16_prgwp, 1);
\r
1117 cpu68k_map_set(s68k_read8_map, 0xfe0000, 0xfeffff, PicoReadS68k8_bram, 1);
\r
1118 cpu68k_map_set(s68k_read16_map, 0xfe0000, 0xfeffff, PicoReadS68k16_bram, 1);
\r
1119 cpu68k_map_set(s68k_write8_map, 0xfe0000, 0xfeffff, PicoWriteS68k8_bram, 1);
\r
1120 cpu68k_map_set(s68k_write16_map, 0xfe0000, 0xfeffff, PicoWriteS68k16_bram, 1);
\r
1123 cpu68k_map_set(s68k_read8_map, 0xff0000, 0xffffff, PicoReadS68k8_pr, 1);
\r
1124 cpu68k_map_set(s68k_read16_map, 0xff0000, 0xffffff, PicoReadS68k16_pr, 1);
\r
1125 cpu68k_map_set(s68k_write8_map, 0xff0000, 0xffffff, PicoWriteS68k8_pr, 1);
\r
1126 cpu68k_map_set(s68k_write16_map, 0xff0000, 0xffffff, PicoWriteS68k16_pr, 1);
\r
1129 remap_word_ram(1);
\r
1133 PicoCpuCS68k.read8 = (void *)s68k_read8_map;
\r
1134 PicoCpuCS68k.read16 = (void *)s68k_read16_map;
\r
1135 PicoCpuCS68k.read32 = (void *)s68k_read16_map;
\r
1136 PicoCpuCS68k.write8 = (void *)s68k_write8_map;
\r
1137 PicoCpuCS68k.write16 = (void *)s68k_write16_map;
\r
1138 PicoCpuCS68k.write32 = (void *)s68k_write16_map;
\r
1139 PicoCpuCS68k.checkpc = NULL; /* unused */
\r
1140 PicoCpuCS68k.fetch8 = NULL;
\r
1141 PicoCpuCS68k.fetch16 = NULL;
\r
1142 PicoCpuCS68k.fetch32 = NULL;
\r
1146 PicoCpuFS68k.read_byte = s68k_read8;
\r
1147 PicoCpuFS68k.read_word = s68k_read16;
\r
1148 PicoCpuFS68k.read_long = s68k_read32;
\r
1149 PicoCpuFS68k.write_byte = s68k_write8;
\r
1150 PicoCpuFS68k.write_word = s68k_write16;
\r
1151 PicoCpuFS68k.write_long = s68k_write32;
\r
1153 // setup FAME fetchmap
\r
1157 // by default, point everything to fitst 64k of ROM (BIOS)
\r
1158 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
1159 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico.rom - (i<<(24-FAMEC_FETCHBITS));
\r
1160 // now real ROM (BIOS)
\r
1161 for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < Pico.romsize; i++)
\r
1162 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico.rom;
\r
1164 for (i = M68K_FETCHBANK1*14/16; i < M68K_FETCHBANK1; i++)
\r
1165 PicoCpuFM68k.Fetch[i] = (unsigned long)Pico.ram - (i<<(24-FAMEC_FETCHBITS));
\r
1167 // PRG RAM is default
\r
1168 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
1169 PicoCpuFS68k.Fetch[i] = (unsigned long)Pico_mcd->prg_ram - (i<<(24-FAMEC_FETCHBITS));
\r
1171 for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < 0x80000; i++)
\r
1172 PicoCpuFS68k.Fetch[i] = (unsigned long)Pico_mcd->prg_ram;
\r
1173 // WORD RAM 2M area
\r
1174 for (i = M68K_FETCHBANK1*0x08/0x100; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < 0xc0000; i++)
\r
1175 PicoCpuFS68k.Fetch[i] = (unsigned long)Pico_mcd->word_ram2M - 0x80000;
\r
1176 // remap_word_ram() will setup word ram for both
\r
1180 m68k_mem_setup_cd();
\r
1186 u32 m68k_read8(u32 a);
\r
1187 u32 m68k_read16(u32 a);
\r
1188 u32 m68k_read32(u32 a);
\r
1189 void m68k_write8(u32 a, u8 d);
\r
1190 void m68k_write16(u32 a, u16 d);
\r
1191 void m68k_write32(u32 a, u32 d);
\r
1193 static unsigned int PicoReadCD8w (unsigned int a) {
\r
1194 return m68ki_cpu_p == &PicoCpuMS68k ? s68k_read8(a) : m68k_read8(a);
\r
1196 static unsigned int PicoReadCD16w(unsigned int a) {
\r
1197 return m68ki_cpu_p == &PicoCpuMS68k ? s68k_read16(a) : m68k_read16(a);
\r
1199 static unsigned int PicoReadCD32w(unsigned int a) {
\r
1200 return m68ki_cpu_p == &PicoCpuMS68k ? s68k_read32(a) : m68k_read32(a);
\r
1202 static void PicoWriteCD8w (unsigned int a, unsigned char d) {
\r
1203 if (m68ki_cpu_p == &PicoCpuMS68k) s68k_write8(a, d); else m68k_write8(a, d);
\r
1205 static void PicoWriteCD16w(unsigned int a, unsigned short d) {
\r
1206 if (m68ki_cpu_p == &PicoCpuMS68k) s68k_write16(a, d); else m68k_write16(a, d);
\r
1208 static void PicoWriteCD32w(unsigned int a, unsigned int d) {
\r
1209 if (m68ki_cpu_p == &PicoCpuMS68k) s68k_write32(a, d); else m68k_write32(a, d);
\r
1212 extern unsigned int (*pm68k_read_memory_8) (unsigned int address);
\r
1213 extern unsigned int (*pm68k_read_memory_16)(unsigned int address);
\r
1214 extern unsigned int (*pm68k_read_memory_32)(unsigned int address);
\r
1215 extern void (*pm68k_write_memory_8) (unsigned int address, unsigned char value);
\r
1216 extern void (*pm68k_write_memory_16)(unsigned int address, unsigned short value);
\r
1217 extern void (*pm68k_write_memory_32)(unsigned int address, unsigned int value);
\r
1219 static void m68k_mem_setup_cd(void)
\r
1221 pm68k_read_memory_8 = PicoReadCD8w;
\r
1222 pm68k_read_memory_16 = PicoReadCD16w;
\r
1223 pm68k_read_memory_32 = PicoReadCD32w;
\r
1224 pm68k_write_memory_8 = PicoWriteCD8w;
\r
1225 pm68k_write_memory_16 = PicoWriteCD16w;
\r
1226 pm68k_write_memory_32 = PicoWriteCD32w;
\r
1228 #endif // EMU_M68K
\r
1230 // vim:shiftwidth=2:ts=2:expandtab
\r