3 * (c) Copyright Dave, 2004
\r
4 * (C) notaz, 2006-2010
\r
6 * This work is licensed under the terms of MAME license.
\r
7 * See COPYING file in the top-level directory.
\r
10 #include "pico_int.h"
\r
11 #include "sound/ym2612.h"
\r
14 struct PicoMem PicoMem;
\r
15 PicoInterface PicoIn;
\r
17 void (*PicoResetHook)(void) = NULL;
\r
18 void (*PicoLineHook)(void) = NULL;
\r
20 // to be called once on emu init
\r
23 // Blank space for state:
\r
24 memset(&Pico,0,sizeof(Pico));
\r
25 memset(&PicoMem,0,sizeof(PicoMem));
\r
26 memset(&PicoIn.pad,0,sizeof(PicoIn.pad));
\r
27 memset(&PicoIn.padInt,0,sizeof(PicoIn.padInt));
\r
29 Pico.est.Pico = &Pico;
\r
30 Pico.est.PicoMem_vram = PicoMem.vram;
\r
31 Pico.est.PicoMem_cram = PicoMem.cram;
\r
32 Pico.est.PicoOpt = &PicoIn.opt;
\r
36 z80_init(); // init even if we aren't going to use it
\r
46 // to be called once on emu exit
\r
49 if (PicoIn.AHW & PAHW_MCD)
\r
55 Pico.sv.data = NULL;
\r
56 Pico.sv.start = Pico.sv.end = 0;
\r
60 void PicoPower(void)
\r
62 Pico.m.frame_count = 0;
\r
63 Pico.t.m68c_cnt = Pico.t.m68c_aim = 0;
\r
65 // clear all memory of the emulated machine
\r
66 memset(&PicoMem,0,sizeof(PicoMem));
\r
68 memset(&Pico.video,0,sizeof(Pico.video));
\r
69 memset(&Pico.m,0,sizeof(Pico.m));
\r
71 Pico.video.pending_ints=0;
\r
74 // my MD1 VA6 console has this in IO
\r
75 PicoMem.ioports[1] = PicoMem.ioports[2] = PicoMem.ioports[3] = 0xff;
\r
77 // default VDP register values (based on Fusion)
\r
78 Pico.video.reg[0] = Pico.video.reg[1] = 0x04;
\r
79 Pico.video.reg[0xc] = 0x81;
\r
80 Pico.video.reg[0xf] = 0x02;
\r
82 if (PicoIn.AHW & PAHW_MCD)
\r
85 if (PicoIn.opt & POPT_EN_32X)
\r
91 PICO_INTERNAL void PicoDetectRegion(void)
\r
93 int support=0, hw=0, i;
\r
94 unsigned char pal=0;
\r
96 if (PicoIn.regionOverride)
\r
98 support = PicoIn.regionOverride;
\r
102 // Read cartridge region data:
\r
103 unsigned short *rd = (unsigned short *)(Pico.rom + 0x1f0);
\r
104 int region = (rd[0] << 16) | rd[1];
\r
106 for (i = 0; i < 4; i++)
\r
110 c = region >> (i<<3);
\r
112 if (c <= ' ') continue;
\r
114 if (c=='J') support|=1;
\r
115 else if (c=='U') support|=4;
\r
116 else if (c=='E') support|=8;
\r
117 else if (c=='j') {support|=1; break; }
\r
118 else if (c=='u') {support|=4; break; }
\r
119 else if (c=='e') {support|=8; break; }
\r
125 support|=strtol(s,NULL,16);
\r
130 // auto detection order override
\r
131 if (PicoIn.autoRgnOrder) {
\r
132 if (((PicoIn.autoRgnOrder>>0)&0xf) & support) support = (PicoIn.autoRgnOrder>>0)&0xf;
\r
133 else if (((PicoIn.autoRgnOrder>>4)&0xf) & support) support = (PicoIn.autoRgnOrder>>4)&0xf;
\r
134 else if (((PicoIn.autoRgnOrder>>8)&0xf) & support) support = (PicoIn.autoRgnOrder>>8)&0xf;
\r
137 // Try to pick the best hardware value for English/50hz:
\r
138 if (support&8) { hw=0xc0; pal=1; } // Europe
\r
139 else if (support&4) hw=0x80; // USA
\r
140 else if (support&2) { hw=0x40; pal=1; } // Japan PAL
\r
141 else if (support&1) hw=0x00; // Japan NTSC
\r
142 else hw=0x80; // USA
\r
144 Pico.m.hardware=(unsigned char)(hw|0x20); // No disk attached
\r
148 int PicoReset(void)
\r
150 if (Pico.romsize <= 0)
\r
153 #if defined(CPU_CMP_R) || defined(CPU_CMP_W) || defined(DRC_CMP)
\r
154 PicoIn.opt |= POPT_DIS_VDP_FIFO|POPT_DIS_IDLE_DET;
\r
157 /* must call now, so that banking is reset, and correct vectors get fetched */
\r
161 memset(&PicoIn.padInt, 0, sizeof(PicoIn.padInt));
\r
163 if (PicoIn.AHW & PAHW_SMS) {
\r
169 // ..but do not reset SekCycle* to not desync with addons
\r
171 // s68k doesn't have the TAS quirk, so we just globally set normal TAS handler in MCD mode (used by Batman games).
\r
172 SekSetRealTAS(PicoIn.AHW & PAHW_MCD);
\r
174 Pico.m.dirtyPal = 1;
\r
176 Pico.m.z80_bank68k = 0;
\r
177 Pico.m.z80_reset = 1;
\r
179 PicoDetectRegion();
\r
180 Pico.video.status = 0x3428 | Pico.m.pal; // 'always set' bits | vblank | collision | pal
\r
182 PsndReset(); // pal must be known here
\r
184 // create an empty "dma" to cause 68k exec start at random frame location
\r
185 if (Pico.m.dma_xfers == 0 && !(PicoIn.opt & POPT_DIS_VDP_FIFO))
\r
186 Pico.m.dma_xfers = rand() & 0x1fff;
\r
188 SekFinishIdleDet();
\r
190 if (PicoIn.AHW & PAHW_MCD) {
\r
195 // reinit, so that checksum checks pass
\r
196 if (!(PicoIn.opt & POPT_DIS_IDLE_DET))
\r
199 if (PicoIn.opt & POPT_EN_32X)
\r
202 // reset sram state; enable sram access by default if it doesn't overlap with ROM
\r
203 Pico.m.sram_reg = 0;
\r
204 if ((Pico.sv.flags & SRF_EEPROM) || Pico.romsize <= Pico.sv.start)
\r
205 Pico.m.sram_reg |= SRR_MAPPED;
\r
207 if (Pico.sv.flags & SRF_ENABLED)
\r
208 elprintf(EL_STATUS, "sram: %06x - %06x; eeprom: %i", Pico.sv.start, Pico.sv.end,
\r
209 !!(Pico.sv.flags & SRF_EEPROM));
\r
214 // flush config changes before emu loop starts
\r
215 void PicoLoopPrepare(void)
\r
217 if (PicoIn.regionOverride)
\r
218 // force setting possibly changed..
\r
219 Pico.m.pal = (PicoIn.regionOverride == 2 || PicoIn.regionOverride == 8) ? 1 : 0;
\r
221 Pico.m.dirtyPal = 1;
\r
222 rendstatus_old = -1;
\r
225 // this table is wrong and should be removed
\r
226 // keeping it for now to compensate wrong timing elswhere, mainly for Outrunners
\r
227 static const int dma_timings[] = {
\r
228 83, 166, 83, 83, // vblank: 32cell: dma2vram dma2[vs|c]ram vram_fill vram_copy
\r
229 102, 204, 102, 102, // vblank: 40cell:
\r
230 8, 16, 8, 8, // active: 32cell:
\r
231 17, 18, 9, 9 // ...
\r
234 static const int dma_bsycles[] = {
\r
235 (488<<8)/83, (488<<8)/166, (488<<8)/83, (488<<8)/83,
\r
236 (488<<8)/102, (488<<8)/204, (488<<8)/102, (488<<8)/102,
\r
237 (488<<8)/8, (488<<8)/16, (488<<8)/8, (488<<8)/8,
\r
238 (488<<8)/9, (488<<8)/18, (488<<8)/9, (488<<8)/9
\r
241 // grossly inaccurate.. FIXME FIXXXMEE
\r
242 PICO_INTERNAL int CheckDMA(void)
\r
244 int burn = 0, xfers_can, dma_op = Pico.video.reg[0x17]>>6; // see gens for 00 and 01 modes
\r
245 int xfers = Pico.m.dma_xfers;
\r
248 if(!(dma_op&2)) dma_op = (Pico.video.type==1) ? 0 : 1; // setting dma_timings offset here according to Gens
\r
250 if(Pico.video.reg[12] & 1) dma_op |= 4; // 40 cell mode?
\r
251 if(!(Pico.video.status&8)&&(Pico.video.reg[1]&0x40)) dma_op|=8; // active display?
\r
252 xfers_can = dma_timings[dma_op];
\r
253 if(xfers <= xfers_can)
\r
255 Pico.video.status &= ~SR_DMA;
\r
257 burn = xfers * dma_bsycles[dma_op] >> 8; // have to be approximate because can't afford division..
\r
258 Pico.m.dma_xfers = 0;
\r
260 if(!(dma_op&2)) burn = 488;
\r
261 Pico.m.dma_xfers -= xfers_can;
\r
264 elprintf(EL_VDPDMA, "~Dma %i op=%i can=%i burn=%i [%u]",
\r
265 Pico.m.dma_xfers, dma_op1, xfers_can, burn, SekCyclesDone());
\r
266 //dprintf("~aim: %i, cnt: %i", Pico.t.m68c_aim, Pico.t.m68c_cnt);
\r
270 #include "pico_cmn.c"
\r
272 /* sync z80 to 68k */
\r
273 PICO_INTERNAL void PicoSyncZ80(unsigned int m68k_cycles_done)
\r
278 m68k_cnt = m68k_cycles_done - Pico.t.m68c_frame_start;
\r
279 Pico.t.z80c_aim = cycles_68k_to_z80(m68k_cnt);
\r
280 cnt = Pico.t.z80c_aim - Pico.t.z80c_cnt;
\r
284 elprintf(EL_BUSREQ, "z80 sync %i (%u|%u -> %u|%u)", cnt,
\r
285 Pico.t.z80c_cnt, Pico.t.z80c_cnt * 15 / 7 / 488,
\r
286 Pico.t.z80c_aim, Pico.t.z80c_aim * 15 / 7 / 488);
\r
289 Pico.t.z80c_cnt += z80_run(cnt);
\r
295 void PicoFrame(void)
\r
297 pprof_start(frame);
\r
299 Pico.m.frame_count++;
\r
301 if (PicoIn.AHW & PAHW_SMS) {
\r
306 if (PicoIn.AHW & PAHW_32X) {
\r
307 PicoFrame32x(); // also does MCD+32X
\r
311 if (PicoIn.AHW & PAHW_MCD) {
\r
316 //if(Pico.video.reg[12]&0x2) Pico.video.status ^= 0x10; // change odd bit in interlace mode
\r
325 void PicoFrameDrawOnly(void)
\r
327 if (!(PicoIn.AHW & PAHW_SMS)) {
\r
329 PicoDrawSync(223, 0);
\r
331 PicoFrameDrawOnlyMS();
\r
335 void PicoGetInternal(pint_t which, pint_ret_t *r)
\r
339 case PI_ROM: r->vptr = Pico.rom; break;
\r
340 case PI_ISPAL: r->vint = Pico.m.pal; break;
\r
341 case PI_IS40_CELL: r->vint = Pico.video.reg[12]&1; break;
\r
342 case PI_IS240_LINES: r->vint = Pico.m.pal && (Pico.video.reg[1]&8); break;
\r
346 // vim:ts=2:sw=2:expandtab
\r