static const char str_mars[] = "MARS";
-struct Pico32xMem {
- u8 sdram[0x40000];
- u8 dram[0x40000]; // AKA fb
- u8 m68k_rom[M68K_BANK_SIZE]; // 0x100
+struct Pico32xMem *Pico32xMem;
+
+static void bank_switch(int b);
+
+#define MSB8(x) ((x) >> 8)
+
+// poll detection
+#define POLL_THRESHOLD 6
+
+struct poll_det {
+ int addr, pc, cnt, flag;
+};
+static struct poll_det m68k_poll, sh2_poll[2];
+
+static int p32x_poll_detect(struct poll_det *pd, u32 a, u32 pc, int is_vdp)
+{
+ int ret = 0, flag = pd->flag;
+
+ if (is_vdp)
+ flag <<= 3;
+
+ if (a - 2 <= pd->addr && pd->addr <= a + 2 && pd->pc == pc) {
+ pd->cnt++;
+ if (pd->cnt > POLL_THRESHOLD) {
+ if (!(Pico32x.emu_flags & flag)) {
+ elprintf(EL_32X, "%s poll addr %08x @ %06x",
+ flag == P32XF_68KPOLL ? "m68k" : (flag == P32XF_MSH2POLL ? "msh2" : "ssh2"), a, pc);
+ ret = 1;
+ }
+ Pico32x.emu_flags |= flag;
+ }
+ }
+ else
+ pd->cnt = 0;
+ pd->addr = a;
+ pd->pc = pc;
+
+ return ret;
+}
+
+static int p32x_poll_undetect(struct poll_det *pd, int is_vdp)
+{
+ int ret = 0, flag = pd->flag;
+ if (is_vdp)
+ flag <<= 3;
+ if (pd->cnt > POLL_THRESHOLD)
+ ret = 1;
+ pd->addr = pd->cnt = 0;
+ Pico32x.emu_flags &= ~flag;
+ return ret;
+}
+
+void p32x_poll_event(int is_vdp)
+{
+ p32x_poll_undetect(&sh2_poll[0], is_vdp);
+ p32x_poll_undetect(&sh2_poll[1], is_vdp);
+}
+
+// SH2 faking
+//#define FAKE_SH2
+int p32x_csum_faked;
+#ifdef FAKE_SH2
+static const u16 comm_fakevals[] = {
+ 0x4d5f, 0x4f4b, // M_OK
+ 0x535f, 0x4f4b, // S_OK
+ 0x4D41, 0x5346, // MASF - Brutal Unleashed
+ 0x5331, 0x4d31, // Darxide
+ 0x5332, 0x4d32,
+ 0x5333, 0x4d33,
+ 0x0000, 0x0000, // eq for doom
+ 0x0002, // Mortal Kombat
+// 0, // pad
};
-static struct Pico32xMem *Pico32xMem;
+static u32 sh2_comm_faker(u32 a)
+{
+ static int f = 0;
+ if (a == 0x28 && !p32x_csum_faked) {
+ p32x_csum_faked = 1;
+ return *(unsigned short *)(Pico.rom + 0x18e);
+ }
+ if (f >= sizeof(comm_fakevals) / sizeof(comm_fakevals[0]))
+ f = 0;
+ return comm_fakevals[f++];
+}
+#endif
+
+// DMAC handling
+static struct {
+ unsigned int sar0, dar0, tcr0; // src addr, dst addr, transfer count
+ unsigned int chcr0; // chan ctl
+ unsigned int sar1, dar1, tcr1; // same for chan 1
+ unsigned int chcr1;
+ int pad[4];
+ unsigned int dmaor;
+} * dmac0;
+
+static void dma_68k2sh2_do(void)
+{
+ unsigned short *dreqlen = &Pico32x.regs[0x10 / 2];
+ int i;
+
+ if (dmac0->tcr0 != *dreqlen)
+ elprintf(EL_32X|EL_ANOMALY, "tcr0 and dreq len differ: %d != %d", dmac0->tcr0, *dreqlen);
+
+ for (i = 0; i < Pico32x.dmac_ptr && dmac0->tcr0 > 0; i++) {
+ extern void p32x_sh2_write16(u32 a, u32 d, int id);
+ elprintf(EL_32X|EL_ANOMALY, "dmaw [%08x] %04x, left %d", dmac0->dar0, Pico32x.dmac_fifo[i], *dreqlen);
+ p32x_sh2_write16(dmac0->dar0, Pico32x.dmac_fifo[i], 0);
+ dmac0->dar0 += 2;
+ dmac0->tcr0--;
+ (*dreqlen)--;
+ }
+
+ Pico32x.dmac_ptr = 0; // HACK
+ Pico32x.regs[6 / 2] &= ~P32XS_FULL;
+ if (*dreqlen == 0)
+ Pico32x.regs[6 / 2] &= ~P32XS_68S; // transfer complete
+ if (dmac0->tcr0 == 0)
+ dmac0->chcr0 |= 2; // DMA has ended normally
+}
+
+// ------------------------------------------------------------------
+// 68k regs
static u32 p32x_reg_read16(u32 a)
{
a &= 0x3e;
+#if 0
+ if ((a & 0x30) == 0x20)
+ return sh2_comm_faker(a);
+#else
+ if ((a & 0x30) == 0x20 && p32x_poll_detect(&m68k_poll, a, SekPc, 0)) {
+ SekEndRun(16);
+ }
+#endif
+#ifdef FAKE_SH2
+ // fake only slave for now
+ if (a == 0x24 || a == 0x26)
+ return sh2_comm_faker(a);
+#endif
+ if ((a & 0x30) == 0x30)
+ return p32x_pwm_read16(a);
+
return Pico32x.regs[a / 2];
}
-static void p32x_reg_write16(u32 a, u32 d)
+static void p32x_reg_write8(u32 a, u32 d)
{
- a &= 0x3e;
+ u16 *r = Pico32x.regs;
+ a &= 0x3f;
- if (a == 0 && !(Pico32x.regs[0] & 1)) {
- Pico32x.regs[0] |= 1;
+ if (a == 1 && !(r[0] & 1)) {
+ r[0] |= 1;
Pico32xStartup();
return;
}
+
+ if (!(r[0] & 1))
+ return;
+
+ switch (a) {
+ case 0: // adapter ctl
+ r[0] = (r[0] & 0x83) | ((d << 8) & P32XS_FM);
+ break;
+ case 3: // irq ctl
+ if ((d & 1) && !(Pico32x.sh2irqi[0] & P32XI_CMD)) {
+ Pico32x.sh2irqi[0] |= P32XI_CMD;
+ p32x_update_irls();
+ }
+ if ((d & 2) && !(Pico32x.sh2irqi[1] & P32XI_CMD)) {
+ Pico32x.sh2irqi[1] |= P32XI_CMD;
+ p32x_update_irls();
+ }
+ break;
+ case 5: // bank
+ d &= 7;
+ if (r[4 / 2] != d) {
+ r[4 / 2] = d;
+ bank_switch(d);
+ }
+ break;
+ case 7: // DREQ ctl
+ r[6 / 2] = (r[6 / 2] & P32XS_FULL) | (d & (P32XS_68S|P32XS_RV));
+ break;
+ }
}
-static void p32x_reg_write8(u32 a, u32 d)
+static void p32x_reg_write16(u32 a, u32 d)
{
- a &= 0x3f;
+ u16 *r = Pico32x.regs;
+ a &= 0x3e;
- if (a == 1 && !(Pico32x.regs[0] & 1)) {
- Pico32x.regs[0] |= 1;
- Pico32xStartup();
+ switch (a) {
+ case 0x00: // adapter ctl
+ r[0] = (r[0] & 0x83) | (d & P32XS_FM);
+ return;
+ case 0x10: // DREQ len
+ r[a / 2] = d & ~3;
+ return;
+ case 0x12: // FIFO reg
+ if (!(r[6 / 2] & P32XS_68S)) {
+ elprintf(EL_32X|EL_ANOMALY, "DREQ FIFO w16 without 68S?");
+ return;
+ }
+ if (Pico32x.dmac_ptr < DMAC_FIFO_LEN) {
+ Pico32x.dmac_fifo[Pico32x.dmac_ptr++] = d;
+ if ((Pico32x.dmac_ptr & 3) == 0 && (dmac0->chcr0 & 3) == 1 && (dmac0->dmaor & 1))
+ dma_68k2sh2_do();
+ if (Pico32x.dmac_ptr == DMAC_FIFO_LEN)
+ r[6 / 2] |= P32XS_FULL;
+ }
+ break;
+ }
+
+ // DREQ src, dst
+ if ((a & 0x38) == 0x08) {
+ r[a / 2] = d;
+ return;
+ }
+ // comm port
+ else if ((a & 0x30) == 0x20 && r[a / 2] != d) {
+ r[a / 2] = d;
+ if (p32x_poll_undetect(&sh2_poll[0], 0) || p32x_poll_undetect(&sh2_poll[1], 0))
+ // if some SH2 is busy waiting, it needs to see the result ASAP
+ SekEndRun(16);
+ return;
+ }
+ // PWM
+ else if ((a & 0x30) == 0x30) {
+ p32x_pwm_write16(a, d);
return;
}
+
+ p32x_reg_write8(a + 1, d);
}
+// ------------------------------------------------------------------
// VDP regs
static u32 p32x_vdp_read16(u32 a)
{
return Pico32x.vdp_regs[a / 2];
}
-static void p32x_vdp_write16(u32 a, u32 d)
+static void p32x_vdp_write8(u32 a, u32 d)
{
- a &= 0x0e;
+ u16 *r = Pico32x.vdp_regs;
+ a &= 0x0f;
+
+ // for FEN checks between writes
+ sh2_poll[0].cnt = 0;
+ // TODO: verify what's writeable
switch (a) {
- case 0x0a:
- Pico32x.pending_fb = d & 1;
- if (Pico.video.status & 8) {
- Pico32x.vdp_regs[0x0a/2] &= ~1;
- Pico32x.vdp_regs[0x0a/2] |= d & 1;
+ case 0x01:
+ // priority inversion is handled in palette
+ if ((r[0] ^ d) & P32XV_PRI)
+ Pico32x.dirty_pal = 1;
+ r[0] = (r[0] & P32XV_nPAL) | (d & 0xff);
+ break;
+ case 0x0b:
+ d &= 1;
+ Pico32x.pending_fb = d;
+ // if we are blanking and FS bit is changing
+ if (((r[0x0a/2] & P32XV_VBLK) || (r[0] & P32XV_Mx) == 0) && ((r[0x0a/2] ^ d) & P32XV_FS)) {
+ r[0x0a/2] ^= 1;
+ Pico32xSwapDRAM(d ^ 1);
+ elprintf(EL_32X, "VDP FS: %d", r[0x0a/2] & P32XV_FS);
}
break;
}
}
-static void p32x_vdp_write8(u32 a, u32 d)
+static void p32x_vdp_write16(u32 a, u32 d)
{
- a &= 0x0f;
+ p32x_vdp_write8(a | 1, d);
+}
+
+// ------------------------------------------------------------------
+// SH2 regs
+
+static u32 p32x_sh2reg_read16(u32 a, int cpuid)
+{
+ u16 *r = Pico32x.regs;
+ a &= 0xfe; // ?
switch (a) {
- case 0x0b:
- Pico32x.pending_fb = d & 1;
- if (Pico.video.status & 8) {
- Pico32x.vdp_regs[0x0a/2] &= ~1;
- Pico32x.vdp_regs[0x0a/2] |= d & 1;
- }
- break;
+ case 0x00: // adapter/irq ctl
+ return (r[0] & P32XS_FM) | P32XS2_ADEN | Pico32x.sh2irq_mask[cpuid];
+ case 0x10: // DREQ len
+ return r[a / 2];
+ }
+
+ // DREQ src, dst
+ if ((a & 0x38) == 0x08)
+ return r[a / 2];
+ // comm port
+ if ((a & 0x30) == 0x20) {
+ if (p32x_poll_detect(&sh2_poll[cpuid], a, sh2_pc(cpuid), 0))
+ ash2_end_run(8);
+ return r[a / 2];
+ }
+ if ((a & 0x30) == 0x30) {
+ sh2_poll[cpuid].cnt = 0;
+ return p32x_pwm_read16(a);
+ }
+
+ return 0;
+}
+
+static void p32x_sh2reg_write8(u32 a, u32 d, int cpuid)
+{
+ a &= 0xff;
+ if (a == 1) {
+ Pico32x.sh2irq_mask[cpuid] = d & 0x0f;
+ p32x_update_irls();
}
}
+static void p32x_sh2reg_write16(u32 a, u32 d, int cpuid)
+{
+ a &= 0xfe;
+
+ // comm
+ if ((a & 0x30) == 0x20 && Pico32x.regs[a/2] != d) {
+ Pico32x.regs[a / 2] = d;
+ p32x_poll_undetect(&m68k_poll, 0);
+ p32x_poll_undetect(&sh2_poll[cpuid ^ 1], 0);
+ return;
+ }
+ // PWM
+ else if ((a & 0x30) == 0x30) {
+ p32x_pwm_write16(a, d);
+ return;
+ }
+
+ switch (a) {
+ case 0x14: Pico32x.sh2irqs &= ~P32XI_VRES; goto irls;
+ case 0x16: Pico32x.sh2irqs &= ~P32XI_VINT; goto irls;
+ case 0x18: Pico32x.sh2irqs &= ~P32XI_HINT; goto irls;
+ case 0x1a: Pico32x.sh2irqi[cpuid] &= ~P32XI_CMD; goto irls;
+ case 0x1c: Pico32x.sh2irqs &= ~P32XI_PWM; goto irls;
+ }
+
+ p32x_sh2reg_write8(a | 1, d, cpuid);
+ return;
+
+irls:
+ p32x_update_irls();
+}
+
+static u32 sh2_peripheral_read(u32 a, int id)
+{
+ u32 d;
+ a &= 0x1fc;
+ d = Pico32xMem->sh2_peri_regs[0][a / 4];
+
+ elprintf(EL_32X, "%csh2 peri r32 [%08x] %08x @%06x", id ? 's' : 'm', a, d, sh2_pc(id));
+ return d;
+}
+
+static void sh2_peripheral_write(u32 a, u32 d, int id)
+{
+ unsigned int *r = Pico32xMem->sh2_peri_regs[0];
+ elprintf(EL_32X, "%csh2 peri w32 [%08x] %08x @%06x", id ? 's' : 'm', a, d, sh2_pc(id));
+
+ a &= 0x1fc;
+ r[a / 4] = d;
+
+ if ((a == 0x1b0 || a == 0x18c) && (dmac0->chcr0 & 3) == 1 && (dmac0->dmaor & 1)) {
+ elprintf(EL_32X, "sh2 DMA %08x -> %08x, cnt %d, chcr %04x @%06x",
+ dmac0->sar0, dmac0->dar0, dmac0->tcr0, dmac0->chcr0, sh2_pc(id));
+ dmac0->tcr0 &= 0xffffff;
+ // DREQ is only sent after first 4 words are written.
+ // we do multiple of 4 words to avoid messing up alignment
+ if (dmac0->sar0 == 0x20004012 && Pico32x.dmac_ptr && (Pico32x.dmac_ptr & 3) == 0) {
+ elprintf(EL_32X, "68k -> sh2 DMA");
+ dma_68k2sh2_do();
+ }
+ }
+}
+
+// ------------------------------------------------------------------
// default 32x handlers
u32 PicoRead8_32x(u32 a)
{
goto out_16to8;
}
- if ((a & 0xfff0) == 0x5180 && (Pico32x.regs[0] & 1)) {
+ if (!(Pico32x.regs[0] & 1))
+ goto no_vdp;
+
+ if ((a & 0xfff0) == 0x5180) { // a15180
d = p32x_vdp_read16(a);
goto out_16to8;
}
+ if ((a & 0xfe00) == 0x5200) { // a15200
+ d = Pico32xMem->pal[(a & 0x1ff) / 2];
+ goto out_16to8;
+ }
+
+no_vdp:
if ((a & 0xfffc) == 0x30ec) { // a130ec
d = str_mars[a & 3];
goto out;
goto out;
}
- if ((a & 0xfff0) == 0x5180 && (Pico32x.regs[0] & 1)) { // a15180
+ if (!(Pico32x.regs[0] & 1))
+ goto no_vdp;
+
+ if ((a & 0xfff0) == 0x5180) { // a15180
d = p32x_vdp_read16(a);
goto out;
}
+ if ((a & 0xfe00) == 0x5200) { // a15200
+ d = Pico32xMem->pal[(a & 0x1ff) / 2];
+ goto out;
+ }
+
+no_vdp:
if ((a & 0xfffc) == 0x30ec) { // a130ec
d = !(a & 2) ? ('M'<<8)|'A' : ('R'<<8)|'S';
goto out;
return;
}
- if ((a & 0xfff0) == 0x5180 && (Pico32x.regs[0] & 1)) { // a15180
+ if (!(Pico32x.regs[0] & 1))
+ goto no_vdp;
+
+ if ((a & 0xfff0) == 0x5180) { // a15180
p32x_vdp_write8(a, d);
return;
}
+ // TODO: verify
+ if ((a & 0xfe00) == 0x5200) { // a15200
+ elprintf(EL_32X|EL_ANOMALY, "m68k 32x PAL w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
+ ((u8 *)Pico32xMem->pal)[(a & 0x1ff) ^ 1] = d;
+ Pico32x.dirty_pal = 1;
+ return;
+ }
+
+no_vdp:
elprintf(EL_UIO, "m68k unmapped w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
}
return;
}
- if ((a & 0xfff0) == 0x5180 && (Pico32x.regs[0] & 1)) { // a15180
+ if (!(Pico32x.regs[0] & 1))
+ goto no_vdp;
+
+ if ((a & 0xfff0) == 0x5180) { // a15180
p32x_vdp_write16(a, d);
return;
}
+ if ((a & 0xfe00) == 0x5200) { // a15200
+ Pico32xMem->pal[(a & 0x1ff) / 2] = d;
+ Pico32x.dirty_pal = 1;
+ return;
+ }
+
+no_vdp:
elprintf(EL_UIO, "m68k unmapped w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
}
elprintf(EL_UIO, "m68k unmapped w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
}
+void Pico32xSwapDRAM(int b)
+{
+ cpu68k_map_set(m68k_read8_map, 0x840000, 0x85ffff, Pico32xMem->dram[b], 0);
+ cpu68k_map_set(m68k_read16_map, 0x840000, 0x85ffff, Pico32xMem->dram[b], 0);
+ cpu68k_map_set(m68k_write8_map, 0x840000, 0x85ffff, Pico32xMem->dram[b], 0);
+ cpu68k_map_set(m68k_write16_map, 0x840000, 0x85ffff, Pico32xMem->dram[b], 0);
+}
+
+static void bank_switch(int b)
+{
+ unsigned int rs, bank;
+
+ bank = b << 20;
+ if (bank >= Pico.romsize) {
+ elprintf(EL_32X|EL_ANOMALY, "missing bank @ %06x", bank);
+ return;
+ }
+
+ // 32X ROM (unbanked, XXX: consider mirroring?)
+ rs = (Pico.romsize + M68K_BANK_MASK) & ~M68K_BANK_MASK;
+ rs -= bank;
+ if (rs > 0x100000)
+ rs = 0x100000;
+ cpu68k_map_set(m68k_read8_map, 0x900000, 0x900000 + rs - 1, Pico.rom + bank, 0);
+ cpu68k_map_set(m68k_read16_map, 0x900000, 0x900000 + rs - 1, Pico.rom + bank, 0);
+
+ elprintf(EL_32X, "bank %06x-%06x -> %06x", 0x900000, 0x900000 + rs - 1, bank);
+}
+
+// -----------------------------------------------------------------
+// SH2
+// -----------------------------------------------------------------
+
+u32 p32x_sh2_read8(u32 a, int id)
+{
+ u32 d = 0;
+
+ if (id == 0 && a < sizeof(Pico32xMem->sh2_rom_m))
+ return Pico32xMem->sh2_rom_m[a ^ 1];
+ if (id == 1 && a < sizeof(Pico32xMem->sh2_rom_s))
+ return Pico32xMem->sh2_rom_s[a ^ 1];
+
+ if ((a & 0x0ffc0000) == 0x06000000)
+ return Pico32xMem->sdram[(a & 0x3ffff) ^ 1];
+
+ if ((a & 0x0fc00000) == 0x02000000)
+ if ((a & 0x003fffff) < Pico.romsize)
+ return Pico.rom[(a & 0x3fffff) ^ 1];
+
+ if ((a & ~0xfff) == 0xc0000000)
+ return Pico32xMem->data_array[id][(a & 0xfff) ^ 1];
+
+ if ((a & 0x0fffff00) == 0x4000) {
+ d = p32x_sh2reg_read16(a, id);
+ goto out_16to8;
+ }
+
+ if ((a & 0x0fffff00) == 0x4100) {
+ d = p32x_vdp_read16(a);
+ if (p32x_poll_detect(&sh2_poll[id], a, sh2_pc(id), 1))
+ ash2_end_run(8);
+ goto out_16to8;
+ }
+
+ if ((a & 0x0fffff00) == 0x4200) {
+ d = Pico32xMem->pal[(a & 0x1ff) / 2];
+ goto out_16to8;
+ }
+
+ elprintf(EL_UIO, "%csh2 unmapped r8 [%08x] %02x @%06x",
+ id ? 's' : 'm', a, d, sh2_pc(id));
+ return d;
+
+out_16to8:
+ if (a & 1)
+ d &= 0xff;
+ else
+ d >>= 8;
+
+ elprintf(EL_32X, "%csh2 r8 [%08x] %02x @%06x",
+ id ? 's' : 'm', a, d, sh2_pc(id));
+ return d;
+}
+
+u32 p32x_sh2_read16(u32 a, int id)
+{
+ u32 d = 0;
+
+ if (id == 0 && a < sizeof(Pico32xMem->sh2_rom_m))
+ return *(u16 *)(Pico32xMem->sh2_rom_m + a);
+ if (id == 1 && a < sizeof(Pico32xMem->sh2_rom_s))
+ return *(u16 *)(Pico32xMem->sh2_rom_s + a);
+
+ if ((a & 0x0ffc0000) == 0x06000000)
+ return ((u16 *)Pico32xMem->sdram)[(a & 0x3ffff) / 2];
+
+ if ((a & 0x0fc00000) == 0x02000000)
+ if ((a & 0x003fffff) < Pico.romsize)
+ return ((u16 *)Pico.rom)[(a & 0x3fffff) / 2];
+
+ if ((a & ~0xfff) == 0xc0000000)
+ return ((u16 *)Pico32xMem->data_array[id])[(a & 0xfff) / 2];
+
+ if ((a & 0x0fffff00) == 0x4000) {
+ d = p32x_sh2reg_read16(a, id);
+ goto out;
+ }
+
+ if ((a & 0x0fffff00) == 0x4100) {
+ d = p32x_vdp_read16(a);
+ if (p32x_poll_detect(&sh2_poll[id], a, sh2_pc(id), 1))
+ ash2_end_run(8);
+ goto out;
+ }
+
+ if ((a & 0x0fffff00) == 0x4200) {
+ d = Pico32xMem->pal[(a & 0x1ff) / 2];
+ goto out;
+ }
+
+ elprintf(EL_UIO, "%csh2 unmapped r16 [%08x] %04x @%06x",
+ id ? 's' : 'm', a, d, sh2_pc(id));
+ return d;
+
+out:
+ elprintf(EL_32X, "%csh2 r16 [%08x] %04x @%06x",
+ id ? 's' : 'm', a, d, sh2_pc(id));
+ return d;
+}
+
+u32 p32x_sh2_read32(u32 a, int id)
+{
+ if ((a & 0xfffffe00) == 0xfffffe00)
+ return sh2_peripheral_read(a, id);
+
+// elprintf(EL_UIO, "sh2 r32 [%08x] %08x @%06x", a, d, ash2_pc());
+ return (p32x_sh2_read16(a, id) << 16) | p32x_sh2_read16(a + 2, id);
+}
+
+void p32x_sh2_write8(u32 a, u32 d, int id)
+{
+ if ((a & 0x0ffffc00) == 0x4000)
+ elprintf(EL_32X, "%csh2 w8 [%08x] %02x @%06x",
+ id ? 's' : 'm', a, d & 0xff, sh2_pc(id));
+
+ if ((a & 0x0ffc0000) == 0x06000000) {
+ Pico32xMem->sdram[(a & 0x3ffff) ^ 1] = d;
+ return;
+ }
+
+ if ((a & 0x0ffe0000) == 0x04000000) {
+ u8 *dram = (u8 *)Pico32xMem->dram[(Pico32x.vdp_regs[0x0a/2] & P32XV_FS) ^ 1];
+ dram[(a & 0x1ffff) ^ 1] = d;
+ return;
+ }
+
+ if ((a & ~0xfff) == 0xc0000000) {
+ Pico32xMem->data_array[id][(a & 0xfff) ^ 1] = d;
+ return;
+ }
+
+ if ((a & 0x0fffff00) == 0x4100) {
+ p32x_vdp_write8(a, d);
+ return;
+ }
+
+ if ((a & 0x0fffff00) == 0x4000) {
+ p32x_sh2reg_write8(a, d, id);
+ return;
+ }
+
+ elprintf(EL_UIO, "%csh2 unmapped w8 [%08x] %02x @%06x",
+ id ? 's' : 'm', a, d & 0xff, sh2_pc(id));
+}
+
+void p32x_sh2_write16(u32 a, u32 d, int id)
+{
+ if ((a & 0x0ffffc00) == 0x4000)
+ elprintf(EL_32X, "%csh2 w16 [%08x] %04x @%06x",
+ id ? 's' : 'm', a, d & 0xffff, sh2_pc(id));
+
+ if ((a & 0x0ffc0000) == 0x06000000) {
+ ((u16 *)Pico32xMem->sdram)[(a & 0x3ffff) / 2] = d;
+ return;
+ }
+
+ if ((a & ~0xfff) == 0xc0000000) {
+ ((u16 *)Pico32xMem->data_array[id])[(a & 0xfff) / 2] = d;
+ return;
+ }
+
+ if ((a & 0x0ffe0000) == 0x04000000) {
+ Pico32xMem->dram[(Pico32x.vdp_regs[0x0a/2] & P32XV_FS) ^ 1][(a & 0x1ffff) / 2] = d;
+ return;
+ }
+
+ if ((a & 0x0fffff00) == 0x4100) {
+ p32x_vdp_write16(a, d);
+ return;
+ }
+
+ if ((a & 0x0ffffe00) == 0x4200) {
+ Pico32xMem->pal[(a & 0x1ff) / 2] = d;
+ Pico32x.dirty_pal = 1;
+ return;
+ }
+
+ if ((a & 0x0fffff00) == 0x4000) {
+ p32x_sh2reg_write16(a, d, id);
+ return;
+ }
+
+ elprintf(EL_UIO, "%csh2 unmapped w16 [%08x] %04x @%06x",
+ id ? 's' : 'm', a, d & 0xffff, sh2_pc(id));
+}
+
+void p32x_sh2_write32(u32 a, u32 d, int id)
+{
+ if ((a & 0xfffffe00) == 0xfffffe00) {
+ sh2_peripheral_write(a, d, id);
+ return;
+ }
+
+ p32x_sh2_write16(a, d >> 16, id);
+ p32x_sh2_write16(a + 2, d, id);
+}
+
#define HWSWAP(x) (((x) << 16) | ((x) >> 16))
void PicoMemSetup32x(void)
{
unsigned short *ps;
unsigned int *pl;
- unsigned int rs, rs1;
+ unsigned int rs;
int i;
Pico32xMem = calloc(1, sizeof(*Pico32xMem));
return;
}
+ dmac0 = (void *)&Pico32xMem->sh2_peri_regs[0][0x180 / 4];
+
// generate 68k ROM
ps = (unsigned short *)Pico32xMem->m68k_rom;
pl = (unsigned int *)Pico32xMem->m68k_rom;
for (i = 1; i < 0xc0/4; i++)
- pl[i] = HWSWAP(0x880200 + i * 6);
+ pl[i] = HWSWAP(0x880200 + (i - 1) * 6);
// fill with nops
for (i = 0xc0/2; i < 0x100/2; i++)
ps[i] = 0x4e71;
+#if 0
ps[0xc0/2] = 0x46fc;
ps[0xc2/2] = 0x2700; // move #0x2700,sr
ps[0xfe/2] = 0x60fe; // jump to self
+#else
+ ps[0xfe/2] = 0x4e75; // rts
+#endif
// fill remaining mem with ROM
- memcpy(Pico32xMem->m68k_rom + 0x100, Pico.rom + 0x100, M68K_BANK_SIZE - 0x100);
+ memcpy(Pico32xMem->m68k_rom + 0x100, Pico.rom + 0x100, sizeof(Pico32xMem->m68k_rom) - 0x100);
+
+ // 32X ROM
+ // TODO: move
+ {
+ FILE *f = fopen("32X_M_BIOS.BIN", "rb");
+ int i;
+ if (f == NULL) {
+ printf("missing 32X_M_BIOS.BIN\n");
+ exit(1);
+ }
+ fread(Pico32xMem->sh2_rom_m, 1, sizeof(Pico32xMem->sh2_rom_m), f);
+ fclose(f);
+ f = fopen("32X_S_BIOS.BIN", "rb");
+ if (f == NULL) {
+ printf("missing 32X_S_BIOS.BIN\n");
+ exit(1);
+ }
+ fread(Pico32xMem->sh2_rom_s, 1, sizeof(Pico32xMem->sh2_rom_s), f);
+ fclose(f);
+ // byteswap
+ for (i = 0; i < sizeof(Pico32xMem->sh2_rom_m); i += 2) {
+ int t = Pico32xMem->sh2_rom_m[i];
+ Pico32xMem->sh2_rom_m[i] = Pico32xMem->sh2_rom_m[i + 1];
+ Pico32xMem->sh2_rom_m[i + 1] = t;
+ }
+ for (i = 0; i < sizeof(Pico32xMem->sh2_rom_s); i += 2) {
+ int t = Pico32xMem->sh2_rom_s[i];
+ Pico32xMem->sh2_rom_s[i] = Pico32xMem->sh2_rom_s[i + 1];
+ Pico32xMem->sh2_rom_s[i + 1] = t;
+ }
+ }
// cartridge area becomes unmapped
// XXX: we take the easy way and don't unmap ROM,
// m68k_map_unmap(0x000000, 0x3fffff);
// MD ROM area
- cpu68k_map_set(m68k_read8_map, 0x000000, M68K_BANK_SIZE - 1, Pico32xMem->m68k_rom, 0);
- cpu68k_map_set(m68k_read16_map, 0x000000, M68K_BANK_SIZE - 1, Pico32xMem->m68k_rom, 0);
- cpu68k_map_set(m68k_write8_map, 0x000000, M68K_BANK_SIZE - 1, PicoWrite8_hint, 1); // TODO verify
- cpu68k_map_set(m68k_write16_map, 0x000000, M68K_BANK_SIZE - 1, PicoWrite16_hint, 1);
+ rs = sizeof(Pico32xMem->m68k_rom);
+ cpu68k_map_set(m68k_read8_map, 0x000000, rs - 1, Pico32xMem->m68k_rom, 0);
+ cpu68k_map_set(m68k_read16_map, 0x000000, rs - 1, Pico32xMem->m68k_rom, 0);
+ cpu68k_map_set(m68k_write8_map, 0x000000, rs - 1, PicoWrite8_hint, 1); // TODO verify
+ cpu68k_map_set(m68k_write16_map, 0x000000, rs - 1, PicoWrite16_hint, 1);
+
+ // DRAM area
+ Pico32xSwapDRAM(1);
// 32X ROM (unbanked, XXX: consider mirroring?)
- rs1 = rs = (Pico.romsize + M68K_BANK_MASK) & ~M68K_BANK_MASK;
- if (rs1 > 0x80000)
- rs1 = 0x80000;
- cpu68k_map_set(m68k_read8_map, 0x880000, 0x880000 + rs1 - 1, Pico.rom, 0);
- cpu68k_map_set(m68k_read16_map, 0x880000, 0x880000 + rs1 - 1, Pico.rom, 0);
+ rs = (Pico.romsize + M68K_BANK_MASK) & ~M68K_BANK_MASK;
+ if (rs > 0x80000)
+ rs = 0x80000;
+ cpu68k_map_set(m68k_read8_map, 0x880000, 0x880000 + rs - 1, Pico.rom, 0);
+ cpu68k_map_set(m68k_read16_map, 0x880000, 0x880000 + rs - 1, Pico.rom, 0);
// 32X ROM (banked)
- if (rs > 0x100000)
- rs = 0x100000;
- cpu68k_map_set(m68k_read8_map, 0x900000, 0x900000 + rs - 1, Pico.rom, 0);
- cpu68k_map_set(m68k_read16_map, 0x900000, 0x900000 + rs - 1, Pico.rom, 0);
+ bank_switch(0);
+
+ // setup poll detector
+ m68k_poll.flag = P32XF_68KPOLL;
+ sh2_poll[0].flag = P32XF_MSH2POLL;
+ sh2_poll[1].flag = P32XF_SSH2POLL;
}
notaz.gp2x.de / picodrive.git / blobdiff