notaz.gp2x.de / picodrive.git / blame_incremental
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (non-incremental) | history | HEAD
protection and more mapper support for new mem code
[picodrive.git] / pico / pico_int.h
... / ...
CommitLineData
1// Pico Library - Internal Header File\r
2\r
3// (c) Copyright 2004 Dave, All rights reserved.\r
4// (c) Copyright 2006-2008 Grazvydas "notaz" Ignotas, all rights reserved.\r
5// Free for non-commercial use.\r
6\r
7// For commercial use, separate licencing terms must be obtained.\r
8\r
9#ifndef PICO_INTERNAL_INCLUDED\r
10#define PICO_INTERNAL_INCLUDED\r
11\r
12#include <stdio.h>\r
13#include <stdlib.h>\r
14#include <string.h>\r
15#include "pico.h"\r
16#include "carthw/carthw.h"\r
17\r
18//\r
19#define USE_POLL_DETECT\r
20\r
21#ifndef PICO_INTERNAL\r
22#define PICO_INTERNAL\r
23#endif\r
24#ifndef PICO_INTERNAL_ASM\r
25#define PICO_INTERNAL_ASM\r
26#endif\r
27\r
28// to select core, define EMU_C68K, EMU_M68K or EMU_F68K in your makefile or project\r
29\r
30#ifdef __cplusplus\r
31extern "C" {\r
32#endif\r
33\r
34\r
35// ----------------------- 68000 CPU -----------------------\r
36#ifdef EMU_C68K\r
37#include "../cpu/Cyclone/Cyclone.h"\r
38extern struct Cyclone PicoCpuCM68k, PicoCpuCS68k;\r
39#define SekCyclesLeftNoMCD PicoCpuCM68k.cycles // cycles left for this run\r
40#define SekCyclesLeft \\r
41 (((PicoAHW&1) && (PicoOpt & POPT_EN_MCD_PSYNC)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)\r
42#define SekCyclesLeftS68k \\r
43 ((PicoOpt & POPT_EN_MCD_PSYNC) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuCS68k.cycles)\r
44#define SekEndTimeslice(after) PicoCpuCM68k.cycles=after\r
45#define SekEndTimesliceS68k(after) PicoCpuCS68k.cycles=after\r
46#define SekPc (PicoCpuCM68k.pc-PicoCpuCM68k.membase)\r
47#define SekPcS68k (PicoCpuCS68k.pc-PicoCpuCS68k.membase)\r
48#define SekSetStop(x) { PicoCpuCM68k.state_flags&=~1; if (x) { PicoCpuCM68k.state_flags|=1; PicoCpuCM68k.cycles=0; } }\r
49#define SekSetStopS68k(x) { PicoCpuCS68k.state_flags&=~1; if (x) { PicoCpuCS68k.state_flags|=1; PicoCpuCS68k.cycles=0; } }\r
50#define SekIsStoppedS68k() (PicoCpuCS68k.state_flags&1)\r
51#define SekShouldInterrupt (PicoCpuCM68k.irq > (PicoCpuCM68k.srh&7))\r
52\r
53#define SekInterrupt(i) PicoCpuCM68k.irq=i\r
54\r
55#ifdef EMU_M68K\r
56#define EMU_CORE_DEBUG\r
57#endif\r
58#endif\r
59\r
60#ifdef EMU_F68K\r
61#include "../cpu/fame/fame.h"\r
62extern M68K_CONTEXT PicoCpuFM68k, PicoCpuFS68k;\r
63#define SekCyclesLeftNoMCD PicoCpuFM68k.io_cycle_counter\r
64#define SekCyclesLeft \\r
65 (((PicoAHW&1) && (PicoOpt & POPT_EN_MCD_PSYNC)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)\r
66#define SekCyclesLeftS68k \\r
67 ((PicoOpt & POPT_EN_MCD_PSYNC) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuFS68k.io_cycle_counter)\r
68#define SekEndTimeslice(after) PicoCpuFM68k.io_cycle_counter=after\r
69#define SekEndTimesliceS68k(after) PicoCpuFS68k.io_cycle_counter=after\r
70#define SekPc fm68k_get_pc(&PicoCpuFM68k)\r
71#define SekPcS68k fm68k_get_pc(&PicoCpuFS68k)\r
72#define SekSetStop(x) { \\r
73 PicoCpuFM68k.execinfo &= ~FM68K_HALTED; \\r
74 if (x) { PicoCpuFM68k.execinfo |= FM68K_HALTED; PicoCpuFM68k.io_cycle_counter = 0; } \\r
75}\r
76#define SekSetStopS68k(x) { \\r
77 PicoCpuFS68k.execinfo &= ~FM68K_HALTED; \\r
78 if (x) { PicoCpuFS68k.execinfo |= FM68K_HALTED; PicoCpuFS68k.io_cycle_counter = 0; } \\r
79}\r
80#define SekIsStoppedS68k() (PicoCpuFS68k.execinfo&FM68K_HALTED)\r
81#define SekShouldInterrupt fm68k_would_interrupt()\r
82\r
83#define SekInterrupt(irq) PicoCpuFM68k.interrupts[0]=irq\r
84\r
85#ifdef EMU_M68K\r
86#define EMU_CORE_DEBUG\r
87#endif\r
88#endif\r
89\r
90#ifdef EMU_M68K\r
91#include "../cpu/musashi/m68kcpu.h"\r
92extern m68ki_cpu_core PicoCpuMM68k, PicoCpuMS68k;\r
93#ifndef SekCyclesLeft\r
94#define SekCyclesLeftNoMCD PicoCpuMM68k.cyc_remaining_cycles\r
95#define SekCyclesLeft \\r
96 (((PicoAHW&1) && (PicoOpt & POPT_EN_MCD_PSYNC)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)\r
97#define SekCyclesLeftS68k \\r
98 ((PicoOpt & POPT_EN_MCD_PSYNC) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuMS68k.cyc_remaining_cycles)\r
99#define SekEndTimeslice(after) SET_CYCLES(after)\r
100#define SekEndTimesliceS68k(after) PicoCpuMS68k.cyc_remaining_cycles=after\r
101#define SekPc m68k_get_reg(&PicoCpuMM68k, M68K_REG_PC)\r
102#define SekPcS68k m68k_get_reg(&PicoCpuMS68k, M68K_REG_PC)\r
103#define SekSetStop(x) { \\r
104 if(x) { SET_CYCLES(0); PicoCpuMM68k.stopped=STOP_LEVEL_STOP; } \\r
105 else PicoCpuMM68k.stopped=0; \\r
106}\r
107#define SekSetStopS68k(x) { \\r
108 if(x) { SET_CYCLES(0); PicoCpuMS68k.stopped=STOP_LEVEL_STOP; } \\r
109 else PicoCpuMS68k.stopped=0; \\r
110}\r
111#define SekIsStoppedS68k() (PicoCpuMS68k.stopped==STOP_LEVEL_STOP)\r
112#define SekShouldInterrupt (CPU_INT_LEVEL > FLAG_INT_MASK)\r
113\r
114#define SekInterrupt(irq) { \\r
115 void *oldcontext = m68ki_cpu_p; \\r
116 m68k_set_context(&PicoCpuMM68k); \\r
117 m68k_set_irq(irq); \\r
118 m68k_set_context(oldcontext); \\r
119}\r
120\r
121#endif\r
122#endif // EMU_M68K\r
123\r
124extern int SekCycleCnt; // cycles done in this frame\r
125extern int SekCycleAim; // cycle aim\r
126extern unsigned int SekCycleCntT; // total cycle counter, updated once per frame\r
127\r
128#define SekCyclesReset() { \\r
129 SekCycleCntT+=SekCycleAim; \\r
130 SekCycleCnt-=SekCycleAim; \\r
131 SekCycleAim=0; \\r
132}\r
133#define SekCyclesBurn(c) SekCycleCnt+=c\r
134#define SekCyclesDone() (SekCycleAim-SekCyclesLeft) // number of cycles done in this frame (can be checked anywhere)\r
135#define SekCyclesDoneT() (SekCycleCntT+SekCyclesDone()) // total nuber of cycles done for this rom\r
136\r
137#define SekEndRun(after) { \\r
138 SekCycleCnt -= SekCyclesLeft - (after); \\r
139 if (SekCycleCnt < 0) SekCycleCnt = 0; \\r
140 SekEndTimeslice(after); \\r
141}\r
142\r
143#define SekEndRunS68k(after) { \\r
144 SekCycleCntS68k -= SekCyclesLeftS68k - (after); \\r
145 if (SekCycleCntS68k < 0) SekCycleCntS68k = 0; \\r
146 SekEndTimesliceS68k(after); \\r
147}\r
148\r
149extern int SekCycleCntS68k;\r
150extern int SekCycleAimS68k;\r
151\r
152#define SekCyclesResetS68k() { \\r
153 SekCycleCntS68k-=SekCycleAimS68k; \\r
154 SekCycleAimS68k=0; \\r
155}\r
156#define SekCyclesDoneS68k() (SekCycleAimS68k-SekCyclesLeftS68k)\r
157\r
158#ifdef EMU_CORE_DEBUG\r
159extern int dbg_irq_level;\r
160#undef SekEndTimeslice\r
161#undef SekCyclesBurn\r
162#undef SekEndRun\r
163#undef SekInterrupt\r
164#define SekEndTimeslice(c)\r
165#define SekCyclesBurn(c) c\r
166#define SekEndRun(c)\r
167#define SekInterrupt(irq) dbg_irq_level=irq\r
168#endif\r
169\r
170// ----------------------- Z80 CPU -----------------------\r
171\r
172#if defined(_USE_MZ80)\r
173#include "../cpu/mz80/mz80.h"\r
174\r
175#define z80_run(cycles) { mz80GetElapsedTicks(1); mz80_run(cycles) }\r
176#define z80_run_nr(cycles) mz80_run(cycles)\r
177#define z80_int() mz80int(0)\r
178\r
179#elif defined(_USE_DRZ80)\r
180#include "../cpu/DrZ80/drz80.h"\r
181\r
182extern struct DrZ80 drZ80;\r
183\r
184#define z80_run(cycles) ((cycles) - DrZ80Run(&drZ80, cycles))\r
185#define z80_run_nr(cycles) DrZ80Run(&drZ80, cycles)\r
186#define z80_int() drZ80.Z80_IRQ = 1\r
187\r
188#define z80_cyclesLeft drZ80.cycles\r
189#define z80_pc() (drZ80.Z80PC - drZ80.Z80PC_BASE)\r
190\r
191#elif defined(_USE_CZ80)\r
192#include "../cpu/cz80/cz80.h"\r
193\r
194#define z80_run(cycles) Cz80_Exec(&CZ80, cycles)\r
195#define z80_run_nr(cycles) Cz80_Exec(&CZ80, cycles)\r
196#define z80_int() Cz80_Set_IRQ(&CZ80, 0, HOLD_LINE)\r
197\r
198#define z80_cyclesLeft (CZ80.ICount - CZ80.ExtraCycles)\r
199#define z80_pc() Cz80_Get_Reg(&CZ80, CZ80_PC)\r
200\r
201#else\r
202\r
203#define z80_run(cycles) (cycles)\r
204#define z80_run_nr(cycles)\r
205#define z80_int()\r
206\r
207#endif\r
208\r
209extern int z80stopCycle; /* in 68k cycles */\r
210extern int z80_cycle_cnt; /* 'done' z80 cycles before z80_run() */\r
211extern int z80_cycle_aim;\r
212extern int z80_scanline;\r
213extern int z80_scanline_cycles; /* cycles done until z80_scanline */\r
214\r
215#define z80_resetCycles() \\r
216 z80_cycle_cnt = z80_cycle_aim = z80_scanline = z80_scanline_cycles = 0;\r
217\r
218#define z80_cyclesDone() \\r
219 (z80_cycle_aim - z80_cyclesLeft)\r
220\r
221#define cycles_68k_to_z80(x) ((x)*957 >> 11)\r
222\r
223#define Z80_MEM_SHIFT 13\r
224extern unsigned long z80_read_map [0x10000 >> Z80_MEM_SHIFT];\r
225extern unsigned long z80_write_map[0x10000 >> Z80_MEM_SHIFT];\r
226typedef unsigned char (z80_read_f)(unsigned short a);\r
227typedef void (z80_write_f)(unsigned int a, unsigned char data);\r
228\r
229// ---------------------------------------------------------\r
230\r
231// main oscillator clock which controls timing\r
232#define OSC_NTSC 53693100\r
233#define OSC_PAL 53203424\r
234\r
235struct PicoVideo\r
236{\r
237 unsigned char reg[0x20];\r
238 unsigned int command; // 32-bit Command\r
239 unsigned char pending; // 1 if waiting for second half of 32-bit command\r
240 unsigned char type; // Command type (v/c/vsram read/write)\r
241 unsigned short addr; // Read/Write address\r
242 int status; // Status bits\r
243 unsigned char pending_ints; // pending interrupts: ??VH????\r
244 signed char lwrite_cnt; // VDP write count during active display line\r
245 unsigned short v_counter; // V-counter\r
246 unsigned char pad[0x10];\r
247};\r
248\r
249struct PicoMisc\r
250{\r
251 unsigned char rotate;\r
252 unsigned char z80Run;\r
253 unsigned char padTHPhase[2]; // 02 phase of gamepad TH switches\r
254 unsigned short scanline; // 04 0 to 261||311\r
255 char dirtyPal; // 06 Is the palette dirty (1 - change @ this frame, 2 - some time before)\r
256 unsigned char hardware; // 07 Hardware value for country\r
257 unsigned char pal; // 08 1=PAL 0=NTSC\r
258 unsigned char sram_reg; // 09 SRAM reg. See SRR_* below\r
259 unsigned short z80_bank68k; // 0a\r
260 unsigned short z80_lastaddr; // this is for Z80 faking\r
261 unsigned char pad0;\r
262 unsigned char z80_reset; // z80 reset held\r
263 unsigned char padDelay[2]; // 10 gamepad phase time outs, so we count a delay\r
264 unsigned short eeprom_addr; // EEPROM address register\r
265 unsigned char eeprom_cycle; // EEPROM cycle number\r
266 unsigned char eeprom_slave; // EEPROM slave word for X24C02 and better SRAMs\r
267 unsigned char eeprom_status;\r
268 unsigned char pad1;\r
269 unsigned short dma_xfers; // 18\r
270 unsigned char eeprom_wb[2]; // EEPROM latch/write buffer\r
271 unsigned int frame_count; // 1c for movies and idle det\r
272};\r
273\r
274// some assembly stuff depend on these, do not touch!\r
275struct Pico\r
276{\r
277 unsigned char ram[0x10000]; // 0x00000 scratch ram\r
278 union { // vram is byteswapped for easier reads when drawing\r
279 unsigned short vram[0x8000]; // 0x10000\r
280 unsigned char vramb[0x4000]; // VRAM in SMS mode\r
281 };\r
282 unsigned char zram[0x2000]; // 0x20000 Z80 ram\r
283 unsigned char ioports[0x10];\r
284 unsigned char sms_io_ctl;\r
285 unsigned char pad[0xef]; // unused\r
286 unsigned short cram[0x40]; // 0x22100\r
287 unsigned short vsram[0x40]; // 0x22180\r
288\r
289 unsigned char *rom; // 0x22200\r
290 unsigned int romsize; // 0x22204\r
291\r
292 struct PicoMisc m;\r
293 struct PicoVideo video;\r
294};\r
295\r
296// sram\r
297#define SRR_MAPPED (1 << 0)\r
298#define SRR_READONLY (1 << 1)\r
299\r
300#define SRF_ENABLED (1 << 0)\r
301#define SRF_EEPROM (1 << 1)\r
302\r
303struct PicoSRAM\r
304{\r
305 unsigned char *data; // actual data\r
306 unsigned int start; // start address in 68k address space\r
307 unsigned int end;\r
308 unsigned char flags; // 0c: SRF_*\r
309 unsigned char unused2;\r
310 unsigned char changed;\r
311 unsigned char eeprom_type; // eeprom type: 0: 7bit (24C01), 2: 2 addr words (X24C02+), 3: 3 addr words\r
312 unsigned char unused3;\r
313 unsigned char eeprom_bit_cl; // bit number for cl\r
314 unsigned char eeprom_bit_in; // bit number for in\r
315 unsigned char eeprom_bit_out; // bit number for out\r
316 unsigned int size;\r
317};\r
318\r
319// MCD\r
320#include "cd/cd_sys.h"\r
321#include "cd/LC89510.h"\r
322#include "cd/gfx_cd.h"\r
323\r
324struct mcd_pcm\r
325{\r
326 unsigned char control; // reg7\r
327 unsigned char enabled; // reg8\r
328 unsigned char cur_ch;\r
329 unsigned char bank;\r
330 int pad1;\r
331\r
332 struct pcm_chan // 08, size 0x10\r
333 {\r
334 unsigned char regs[8];\r
335 unsigned int addr; // .08: played sample address\r
336 int pad;\r
337 } ch[8];\r
338};\r
339\r
340struct mcd_misc\r
341{\r
342 unsigned short hint_vector;\r
343 unsigned char busreq;\r
344 unsigned char s68k_pend_ints;\r
345 unsigned int state_flags; // 04: emu state: reset_pending\r
346 unsigned int counter75hz;\r
347 unsigned int pad0;\r
348 int timer_int3; // 10\r
349 unsigned int timer_stopwatch;\r
350 unsigned char bcram_reg; // 18: battery-backed RAM cart register\r
351 unsigned char pad2;\r
352 unsigned short pad3;\r
353 int pad[9];\r
354};\r
355\r
356typedef struct\r
357{\r
358 unsigned char bios[0x20000]; // 000000: 128K\r
359 union { // 020000: 512K\r
360 unsigned char prg_ram[0x80000];\r
361 unsigned char prg_ram_b[4][0x20000];\r
362 };\r
363 union { // 0a0000: 256K\r
364 struct {\r
365 unsigned char word_ram2M[0x40000];\r
366 unsigned char unused0[0x20000];\r
367 };\r
368 struct {\r
369 unsigned char unused1[0x20000];\r
370 unsigned char word_ram1M[2][0x20000];\r
371 };\r
372 };\r
373 union { // 100000: 64K\r
374 unsigned char pcm_ram[0x10000];\r
375 unsigned char pcm_ram_b[0x10][0x1000];\r
376 };\r
377 unsigned char s68k_regs[0x200]; // 110000: GA, not CPU regs\r
378 unsigned char bram[0x2000]; // 110200: 8K\r
379 struct mcd_misc m; // 112200: misc\r
380 struct mcd_pcm pcm; // 112240:\r
381 _scd_toc TOC; // not to be saved\r
382 CDD cdd;\r
383 CDC cdc;\r
384 _scd scd;\r
385 Rot_Comp rot_comp;\r
386} mcd_state;\r
387\r
388#define Pico_mcd ((mcd_state *)Pico.rom)\r
389\r
390\r
391// area.c\r
392PICO_INTERNAL void PicoAreaPackCpu(unsigned char *cpu, int is_sub);\r
393PICO_INTERNAL void PicoAreaUnpackCpu(unsigned char *cpu, int is_sub);\r
394extern void (*PicoLoadStateHook)(void);\r
395\r
396// cd/area.c\r
397PICO_INTERNAL int PicoCdSaveState(void *file);\r
398PICO_INTERNAL int PicoCdLoadState(void *file);\r
399\r
400typedef struct {\r
401 int chunk;\r
402 int size;\r
403 void *ptr;\r
404} carthw_state_chunk;\r
405extern carthw_state_chunk *carthw_chunks;\r
406#define CHUNK_CARTHW 64\r
407\r
408// area.c\r
409typedef size_t (arearw)(void *p, size_t _size, size_t _n, void *file);\r
410typedef size_t (areaeof)(void *file);\r
411typedef int (areaseek)(void *file, long offset, int whence);\r
412typedef int (areaclose)(void *file);\r
413extern arearw *areaRead; // external read and write function pointers for\r
414extern arearw *areaWrite; // gzip save state ability\r
415extern areaeof *areaEof;\r
416extern areaseek *areaSeek;\r
417extern areaclose *areaClose;\r
418\r
419// cart.c\r
420extern void (*PicoCartMemSetup)(void);\r
421extern void (*PicoCartUnloadHook)(void);\r
422\r
423// debug.c\r
424int CM_compareRun(int cyc, int is_sub);\r
425\r
426// draw.c\r
427PICO_INTERNAL void PicoFrameStart(void);\r
428void PicoDrawSync(int to, int blank_last_line);\r
429void BackFill(int reg7, int sh);\r
430void FinalizeLineRGB555(int sh);\r
431extern int DrawScanline;\r
432#define MAX_LINE_SPRITES 29\r
433extern unsigned char HighLnSpr[240][3 + MAX_LINE_SPRITES];\r
434\r
435// draw2.c\r
436PICO_INTERNAL void PicoFrameFull();\r
437\r
438// mode4.c\r
439void PicoFrameStartMode4(void);\r
440void PicoLineMode4(int line);\r
441void PicoDoHighPal555M4(void);\r
442void PicoDrawSetColorFormatMode4(int which);\r
443\r
444// memory.c\r
445PICO_INTERNAL void PicoInitPc(unsigned int pc);\r
446PICO_INTERNAL unsigned int PicoCheckPc(unsigned int pc);\r
447PICO_INTERNAL void PicoMemSetup(void);\r
448unsigned int PicoRead8_io(unsigned int a);\r
449unsigned int PicoRead16_io(unsigned int a);\r
450void PicoWrite8_io(unsigned int a, unsigned int d);\r
451void PicoWrite16_io(unsigned int a, unsigned int d);\r
452\r
453// pico/memory.c\r
454PICO_INTERNAL void PicoMemSetupPico(void);\r
455\r
456// cd/memory.c\r
457PICO_INTERNAL void PicoMemSetupCD(void);\r
458PICO_INTERNAL_ASM void PicoMemRemapCD(int r3);\r
459PICO_INTERNAL_ASM void PicoMemResetCDdecode(int r3);\r
460\r
461// pico.c\r
462extern struct Pico Pico;\r
463extern struct PicoSRAM SRam;\r
464extern int PicoPadInt[2];\r
465extern int emustatus;\r
466extern void (*PicoResetHook)(void);\r
467extern void (*PicoLineHook)(void);\r
468PICO_INTERNAL int CheckDMA(void);\r
469PICO_INTERNAL void PicoDetectRegion(void);\r
470PICO_INTERNAL void PicoSyncZ80(int m68k_cycles_done);\r
471\r
472// cd/pico.c\r
473PICO_INTERNAL void PicoInitMCD(void);\r
474PICO_INTERNAL void PicoExitMCD(void);\r
475PICO_INTERNAL void PicoPowerMCD(void);\r
476PICO_INTERNAL int PicoResetMCD(void);\r
477PICO_INTERNAL void PicoFrameMCD(void);\r
478\r
479// pico/pico.c\r
480PICO_INTERNAL void PicoInitPico(void);\r
481PICO_INTERNAL void PicoReratePico(void);\r
482\r
483// pico/xpcm.c\r
484PICO_INTERNAL void PicoPicoPCMUpdate(short *buffer, int length, int stereo);\r
485PICO_INTERNAL void PicoPicoPCMReset(void);\r
486PICO_INTERNAL void PicoPicoPCMRerate(int xpcm_rate);\r
487\r
488// sek.c\r
489PICO_INTERNAL void SekInit(void);\r
490PICO_INTERNAL int SekReset(void);\r
491PICO_INTERNAL void SekState(int *data);\r
492PICO_INTERNAL void SekSetRealTAS(int use_real);\r
493void SekStepM68k(void);\r
494void SekInitIdleDet(void);\r
495void SekFinishIdleDet(void);\r
496\r
497// cd/sek.c\r
498PICO_INTERNAL void SekInitS68k(void);\r
499PICO_INTERNAL int SekResetS68k(void);\r
500PICO_INTERNAL int SekInterruptS68k(int irq);\r
501\r
502// sound/sound.c\r
503PICO_INTERNAL void cdda_start_play();\r
504extern short cdda_out_buffer[2*1152];\r
505extern int PsndLen_exc_cnt;\r
506extern int PsndLen_exc_add;\r
507extern int timer_a_next_oflow, timer_a_step; // in z80 cycles\r
508extern int timer_b_next_oflow, timer_b_step;\r
509\r
510void ym2612_sync_timers(int z80_cycles, int mode_old, int mode_new);\r
511void ym2612_pack_state(void);\r
512void ym2612_unpack_state(void);\r
513\r
514#define TIMER_NO_OFLOW 0x70000000\r
515// tA = 72 * (1024 - NA) / M\r
516#define TIMER_A_TICK_ZCYCLES 17203\r
517// tB = 1152 * (256 - NA) / M\r
518#define TIMER_B_TICK_ZCYCLES 262800 // 275251 broken, see Dai Makaimura\r
519\r
520#define timers_cycle() \\r
521 if (timer_a_next_oflow > 0 && timer_a_next_oflow < TIMER_NO_OFLOW) \\r
522 timer_a_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \\r
523 if (timer_b_next_oflow > 0 && timer_b_next_oflow < TIMER_NO_OFLOW) \\r
524 timer_b_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \\r
525 ym2612_sync_timers(0, ym2612.OPN.ST.mode, ym2612.OPN.ST.mode);\r
526\r
527#define timers_reset() \\r
528 timer_a_next_oflow = timer_b_next_oflow = TIMER_NO_OFLOW; \\r
529 timer_a_step = TIMER_A_TICK_ZCYCLES * 1024; \\r
530 timer_b_step = TIMER_B_TICK_ZCYCLES * 256;\r
531\r
532\r
533// videoport.c\r
534PICO_INTERNAL_ASM void PicoVideoWrite(unsigned int a,unsigned short d);\r
535PICO_INTERNAL_ASM unsigned int PicoVideoRead(unsigned int a);\r
536PICO_INTERNAL_ASM unsigned int PicoVideoRead8(unsigned int a);\r
537extern int (*PicoDmaHook)(unsigned int source, int len, unsigned short **srcp, unsigned short **limitp);\r
538\r
539// misc.c\r
540PICO_INTERNAL_ASM void memcpy16(unsigned short *dest, unsigned short *src, int count);\r
541PICO_INTERNAL_ASM void memcpy16bswap(unsigned short *dest, void *src, int count);\r
542PICO_INTERNAL_ASM void memcpy32(int *dest, int *src, int count); // 32bit word count\r
543PICO_INTERNAL_ASM void memset32(int *dest, int c, int count);\r
544\r
545// eeprom.c\r
546void EEPROM_write8(unsigned int a, unsigned int d);\r
547void EEPROM_write16(unsigned int d);\r
548unsigned int EEPROM_read(void);\r
549\r
550// z80 functionality wrappers\r
551PICO_INTERNAL void z80_init(void);\r
552PICO_INTERNAL void z80_pack(unsigned char *data);\r
553PICO_INTERNAL void z80_unpack(unsigned char *data);\r
554PICO_INTERNAL void z80_reset(void);\r
555PICO_INTERNAL void z80_exit(void);\r
556\r
557// cd/misc.c\r
558PICO_INTERNAL_ASM void wram_2M_to_1M(unsigned char *m);\r
559PICO_INTERNAL_ASM void wram_1M_to_2M(unsigned char *m);\r
560\r
561// cd/buffering.c\r
562PICO_INTERNAL void PicoCDBufferRead(void *dest, int lba);\r
563\r
564// sound/sound.c\r
565PICO_INTERNAL void PsndReset(void);\r
566PICO_INTERNAL void PsndDoDAC(int line_to);\r
567PICO_INTERNAL void PsndClear(void);\r
568PICO_INTERNAL void PsndGetSamples(int y);\r
569PICO_INTERNAL void PsndGetSamplesMS(void);\r
570extern int PsndDacLine;\r
571\r
572// sms.c\r
573void PicoPowerMS(void);\r
574void PicoResetMS(void);\r
575void PicoMemSetupMS(void);\r
576void PicoFrameMS(void);\r
577void PicoFrameDrawOnlyMS(void);\r
578\r
579/* avoid dependency on newer glibc */\r
580static __inline int isspace_(int c)\r
581{\r
582 return (0x09 <= c && c <= 0x0d) || c == ' ';\r
583}\r
584\r
585// emulation event logging\r
586#ifndef EL_LOGMASK\r
587#define EL_LOGMASK 0\r
588#endif\r
589\r
590#define EL_HVCNT 0x00000001 /* hv counter reads */\r
591#define EL_SR 0x00000002 /* SR reads */\r
592#define EL_INTS 0x00000004 /* ints and acks */\r
593#define EL_YMTIMER 0x00000008 /* ym2612 timer stuff */\r
594#define EL_INTSW 0x00000010 /* log irq switching on/off */\r
595#define EL_ASVDP 0x00000020 /* VDP accesses during active scan */\r
596#define EL_VDPDMA 0x00000040 /* VDP DMA transfers and their timing */\r
597#define EL_BUSREQ 0x00000080 /* z80 busreq r/w or reset w */\r
598#define EL_Z80BNK 0x00000100 /* z80 i/o through bank area */\r
599#define EL_SRAMIO 0x00000200 /* sram i/o */\r
600#define EL_EEPROM 0x00000400 /* eeprom debug */\r
601#define EL_UIO 0x00000800 /* unmapped i/o */\r
602#define EL_IO 0x00001000 /* all i/o */\r
603#define EL_CDPOLL 0x00002000 /* MCD: log poll detection */\r
604#define EL_SVP 0x00004000 /* SVP stuff */\r
605#define EL_PICOHW 0x00008000 /* Pico stuff */\r
606#define EL_IDLE 0x00010000 /* idle loop det. */\r
607#define EL_CDREGS 0x00020000 /* MCD: register access */\r
608#define EL_CDREG3 0x00040000 /* MCD: register 3 only */\r
609\r
610#define EL_STATUS 0x40000000 /* status messages */\r
611#define EL_ANOMALY 0x80000000 /* some unexpected conditions (during emulation) */\r
612\r
613#if EL_LOGMASK\r
614extern void lprintf(const char *fmt, ...);\r
615#define elprintf(w,f,...) \\r
616{ \\r
617 if ((w) & EL_LOGMASK) \\r
618 lprintf("%05i:%03i: " f "\n",Pico.m.frame_count,Pico.m.scanline,##__VA_ARGS__); \\r
619}\r
620#elif defined(_MSC_VER)\r
621#define elprintf\r
622#else\r
623#define elprintf(w,f,...)\r
624#endif\r
625\r
626#ifdef _MSC_VER\r
627#define cdprintf\r
628#else\r
629#define cdprintf(x...)\r
630#endif\r
631\r
632#if defined(__GNUC__) && __GNUC__ >= 4 && __GNUC_MINOR__ >= 3\r
633#define MEMH_FUNC __attribute__((aligned(4)))\r
634#else\r
635#define MEMH_FUNC\r
636#endif\r
637\r
638#ifdef __cplusplus\r
639} // End of extern "C"\r
640#endif\r
641\r
642#endif // PICO_INTERNAL_INCLUDED\r
643\r
fast MegaDrive/MegaCD/32X emulator