| | 1 | /*\r |
| | 2 | * PicoDrive - Internal Header File\r |
| | 3 | * (c) Copyright Dave, 2004\r |
| | 4 | * (C) notaz, 2006-2010\r |
| | 5 | *\r |
| | 6 | * This work is licensed under the terms of MAME license.\r |
| | 7 | * See COPYING file in the top-level directory.\r |
| | 8 | */\r |
| | 9 | \r |
| | 10 | #ifndef PICO_INTERNAL_INCLUDED\r |
| | 11 | #define PICO_INTERNAL_INCLUDED\r |
| | 12 | \r |
| | 13 | #include <stdio.h>\r |
| | 14 | #include <stdlib.h>\r |
| | 15 | #include <string.h>\r |
| | 16 | #include "pico.h"\r |
| | 17 | #include "carthw/carthw.h"\r |
| | 18 | \r |
| | 19 | //\r |
| | 20 | #define USE_POLL_DETECT\r |
| | 21 | \r |
| | 22 | #ifndef PICO_INTERNAL\r |
| | 23 | #define PICO_INTERNAL\r |
| | 24 | #endif\r |
| | 25 | #ifndef PICO_INTERNAL_ASM\r |
| | 26 | #define PICO_INTERNAL_ASM\r |
| | 27 | #endif\r |
| | 28 | \r |
| | 29 | // to select core, define EMU_C68K, EMU_M68K or EMU_F68K in your makefile or project\r |
| | 30 | \r |
| | 31 | #ifdef __cplusplus\r |
| | 32 | extern "C" {\r |
| | 33 | #endif\r |
| | 34 | \r |
| | 35 | \r |
| | 36 | // ----------------------- 68000 CPU -----------------------\r |
| | 37 | #ifdef EMU_C68K\r |
| | 38 | #include "../cpu/cyclone/Cyclone.h"\r |
| | 39 | extern struct Cyclone PicoCpuCM68k, PicoCpuCS68k;\r |
| | 40 | #define SekCyclesLeftNoMCD PicoCpuCM68k.cycles // cycles left for this run\r |
| | 41 | #define SekCyclesLeft \\r |
| | 42 | (((PicoAHW&1) && (PicoOpt & POPT_EN_MCD_PSYNC)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)\r |
| | 43 | #define SekCyclesLeftS68k \\r |
| | 44 | ((PicoOpt & POPT_EN_MCD_PSYNC) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuCS68k.cycles)\r |
| | 45 | #define SekEndTimeslice(after) PicoCpuCM68k.cycles=after\r |
| | 46 | #define SekEndTimesliceS68k(after) PicoCpuCS68k.cycles=after\r |
| | 47 | #define SekPc (PicoCpuCM68k.pc-PicoCpuCM68k.membase)\r |
| | 48 | #define SekPcS68k (PicoCpuCS68k.pc-PicoCpuCS68k.membase)\r |
| | 49 | #define SekDar(x) (x < 8 ? PicoCpuCM68k.d[x] : PicoCpuCM68k.a[x - 8])\r |
| | 50 | #define SekDarS68k(x) (x < 8 ? PicoCpuCS68k.d[x] : PicoCpuCS68k.a[x - 8])\r |
| | 51 | #define SekSr CycloneGetSr(&PicoCpuCM68k)\r |
| | 52 | #define SekSrS68k CycloneGetSr(&PicoCpuCS68k)\r |
| | 53 | #define SekSetStop(x) { PicoCpuCM68k.state_flags&=~1; if (x) { PicoCpuCM68k.state_flags|=1; PicoCpuCM68k.cycles=0; } }\r |
| | 54 | #define SekSetStopS68k(x) { PicoCpuCS68k.state_flags&=~1; if (x) { PicoCpuCS68k.state_flags|=1; PicoCpuCS68k.cycles=0; } }\r |
| | 55 | #define SekIsStoppedM68k() (PicoCpuCM68k.state_flags&1)\r |
| | 56 | #define SekIsStoppedS68k() (PicoCpuCS68k.state_flags&1)\r |
| | 57 | #define SekShouldInterrupt (PicoCpuCM68k.irq > (PicoCpuCM68k.srh&7))\r |
| | 58 | \r |
| | 59 | #define SekInterrupt(i) PicoCpuCM68k.irq=i\r |
| | 60 | #define SekIrqLevel PicoCpuCM68k.irq\r |
| | 61 | \r |
| | 62 | #ifdef EMU_M68K\r |
| | 63 | #define EMU_CORE_DEBUG\r |
| | 64 | #endif\r |
| | 65 | #endif\r |
| | 66 | \r |
| | 67 | #ifdef EMU_F68K\r |
| | 68 | #include "../cpu/fame/fame.h"\r |
| | 69 | extern M68K_CONTEXT PicoCpuFM68k, PicoCpuFS68k;\r |
| | 70 | #define SekCyclesLeftNoMCD PicoCpuFM68k.io_cycle_counter\r |
| | 71 | #define SekCyclesLeft \\r |
| | 72 | (((PicoAHW&1) && (PicoOpt & POPT_EN_MCD_PSYNC)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)\r |
| | 73 | #define SekCyclesLeftS68k \\r |
| | 74 | ((PicoOpt & POPT_EN_MCD_PSYNC) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuFS68k.io_cycle_counter)\r |
| | 75 | #define SekEndTimeslice(after) PicoCpuFM68k.io_cycle_counter=after\r |
| | 76 | #define SekEndTimesliceS68k(after) PicoCpuFS68k.io_cycle_counter=after\r |
| | 77 | #define SekPc fm68k_get_pc(&PicoCpuFM68k)\r |
| | 78 | #define SekPcS68k fm68k_get_pc(&PicoCpuFS68k)\r |
| | 79 | #define SekDar(x) (x < 8 ? PicoCpuFM68k.dreg[x].D : PicoCpuFM68k.areg[x - 8].D)\r |
| | 80 | #define SekDarS68k(x) (x < 8 ? PicoCpuFS68k.dreg[x].D : PicoCpuFS68k.areg[x - 8].D)\r |
| | 81 | #define SekSr PicoCpuFM68k.sr\r |
| | 82 | #define SekSrS68k PicoCpuFS68k.sr\r |
| | 83 | #define SekSetStop(x) { \\r |
| | 84 | PicoCpuFM68k.execinfo &= ~FM68K_HALTED; \\r |
| | 85 | if (x) { PicoCpuFM68k.execinfo |= FM68K_HALTED; PicoCpuFM68k.io_cycle_counter = 0; } \\r |
| | 86 | }\r |
| | 87 | #define SekSetStopS68k(x) { \\r |
| | 88 | PicoCpuFS68k.execinfo &= ~FM68K_HALTED; \\r |
| | 89 | if (x) { PicoCpuFS68k.execinfo |= FM68K_HALTED; PicoCpuFS68k.io_cycle_counter = 0; } \\r |
| | 90 | }\r |
| | 91 | #define SekIsStoppedM68k() (PicoCpuFM68k.execinfo&FM68K_HALTED)\r |
| | 92 | #define SekIsStoppedS68k() (PicoCpuFS68k.execinfo&FM68K_HALTED)\r |
| | 93 | #define SekShouldInterrupt fm68k_would_interrupt()\r |
| | 94 | \r |
| | 95 | #define SekInterrupt(irq) PicoCpuFM68k.interrupts[0]=irq\r |
| | 96 | #define SekIrqLevel PicoCpuFM68k.interrupts[0]\r |
| | 97 | \r |
| | 98 | #ifdef EMU_M68K\r |
| | 99 | #define EMU_CORE_DEBUG\r |
| | 100 | #endif\r |
| | 101 | #endif\r |
| | 102 | \r |
| | 103 | #ifdef EMU_M68K\r |
| | 104 | #include "../cpu/musashi/m68kcpu.h"\r |
| | 105 | extern m68ki_cpu_core PicoCpuMM68k, PicoCpuMS68k;\r |
| | 106 | #ifndef SekCyclesLeft\r |
| | 107 | #define SekCyclesLeftNoMCD PicoCpuMM68k.cyc_remaining_cycles\r |
| | 108 | #define SekCyclesLeft \\r |
| | 109 | (((PicoAHW&1) && (PicoOpt & POPT_EN_MCD_PSYNC)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)\r |
| | 110 | #define SekCyclesLeftS68k \\r |
| | 111 | ((PicoOpt & POPT_EN_MCD_PSYNC) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuMS68k.cyc_remaining_cycles)\r |
| | 112 | #define SekEndTimeslice(after) SET_CYCLES(after)\r |
| | 113 | #define SekEndTimesliceS68k(after) PicoCpuMS68k.cyc_remaining_cycles=after\r |
| | 114 | #define SekPc m68k_get_reg(&PicoCpuMM68k, M68K_REG_PC)\r |
| | 115 | #define SekPcS68k m68k_get_reg(&PicoCpuMS68k, M68K_REG_PC)\r |
| | 116 | #define SekDar(x) PicoCpuMM68k.dar[x]\r |
| | 117 | #define SekDarS68k(x) PicoCpuMS68k.dar[x]\r |
| | 118 | #define SekSr m68k_get_reg(&PicoCpuMM68k, M68K_REG_SR)\r |
| | 119 | #define SekSrS68k m68k_get_reg(&PicoCpuMS68k, M68K_REG_SR)\r |
| | 120 | #define SekSetStop(x) { \\r |
| | 121 | if(x) { SET_CYCLES(0); PicoCpuMM68k.stopped=STOP_LEVEL_STOP; } \\r |
| | 122 | else PicoCpuMM68k.stopped=0; \\r |
| | 123 | }\r |
| | 124 | #define SekSetStopS68k(x) { \\r |
| | 125 | if(x) { SET_CYCLES(0); PicoCpuMS68k.stopped=STOP_LEVEL_STOP; } \\r |
| | 126 | else PicoCpuMS68k.stopped=0; \\r |
| | 127 | }\r |
| | 128 | #define SekIsStoppedM68k() (PicoCpuMM68k.stopped==STOP_LEVEL_STOP)\r |
| | 129 | #define SekIsStoppedS68k() (PicoCpuMS68k.stopped==STOP_LEVEL_STOP)\r |
| | 130 | #define SekShouldInterrupt (CPU_INT_LEVEL > FLAG_INT_MASK)\r |
| | 131 | \r |
| | 132 | #define SekInterrupt(irq) { \\r |
| | 133 | void *oldcontext = m68ki_cpu_p; \\r |
| | 134 | m68k_set_context(&PicoCpuMM68k); \\r |
| | 135 | m68k_set_irq(irq); \\r |
| | 136 | m68k_set_context(oldcontext); \\r |
| | 137 | }\r |
| | 138 | #define SekIrqLevel (PicoCpuMM68k.int_level >> 8)\r |
| | 139 | \r |
| | 140 | #endif\r |
| | 141 | #endif // EMU_M68K\r |
| | 142 | \r |
| | 143 | extern int SekCycleCnt; // cycles done in this frame\r |
| | 144 | extern int SekCycleAim; // cycle aim\r |
| | 145 | extern unsigned int SekCycleCntT; // total cycle counter, updated once per frame\r |
| | 146 | \r |
| | 147 | #define SekCyclesReset() { \\r |
| | 148 | SekCycleCntT+=SekCycleAim; \\r |
| | 149 | SekCycleCnt-=SekCycleAim; \\r |
| | 150 | SekCycleAim=0; \\r |
| | 151 | }\r |
| | 152 | #define SekCyclesBurn(c) SekCycleCnt+=c\r |
| | 153 | #define SekCyclesDone() (SekCycleAim-SekCyclesLeft) // number of cycles done in this frame (can be checked anywhere)\r |
| | 154 | #define SekCyclesDoneT() (SekCycleCntT+SekCyclesDone()) // total nuber of cycles done for this rom\r |
| | 155 | #define SekCyclesDoneT2() (SekCycleCntT + SekCycleCnt) // same as above but not from memhandlers\r |
| | 156 | \r |
| | 157 | #define SekEndRun(after) { \\r |
| | 158 | SekCycleCnt -= SekCyclesLeft - (after); \\r |
| | 159 | if (SekCycleCnt < 0) SekCycleCnt = 0; \\r |
| | 160 | SekEndTimeslice(after); \\r |
| | 161 | }\r |
| | 162 | \r |
| | 163 | #define SekEndRunS68k(after) { \\r |
| | 164 | SekCycleCntS68k -= SekCyclesLeftS68k - (after); \\r |
| | 165 | if (SekCycleCntS68k < 0) SekCycleCntS68k = 0; \\r |
| | 166 | SekEndTimesliceS68k(after); \\r |
| | 167 | }\r |
| | 168 | \r |
| | 169 | extern int SekCycleCntS68k;\r |
| | 170 | extern int SekCycleAimS68k;\r |
| | 171 | \r |
| | 172 | #define SekCyclesResetS68k() { \\r |
| | 173 | SekCycleCntS68k-=SekCycleAimS68k; \\r |
| | 174 | SekCycleAimS68k=0; \\r |
| | 175 | }\r |
| | 176 | #define SekCyclesDoneS68k() (SekCycleAimS68k-SekCyclesLeftS68k)\r |
| | 177 | \r |
| | 178 | #ifdef EMU_CORE_DEBUG\r |
| | 179 | extern int dbg_irq_level;\r |
| | 180 | #undef SekEndTimeslice\r |
| | 181 | #undef SekCyclesBurn\r |
| | 182 | #undef SekEndRun\r |
| | 183 | #undef SekInterrupt\r |
| | 184 | #define SekEndTimeslice(c)\r |
| | 185 | #define SekCyclesBurn(c) c\r |
| | 186 | #define SekEndRun(c)\r |
| | 187 | #define SekInterrupt(irq) dbg_irq_level=irq\r |
| | 188 | #endif\r |
| | 189 | \r |
| | 190 | // ----------------------- Z80 CPU -----------------------\r |
| | 191 | \r |
| | 192 | #if defined(_USE_DRZ80)\r |
| | 193 | #include "../cpu/DrZ80/drz80.h"\r |
| | 194 | \r |
| | 195 | extern struct DrZ80 drZ80;\r |
| | 196 | \r |
| | 197 | #define z80_run(cycles) ((cycles) - DrZ80Run(&drZ80, cycles))\r |
| | 198 | #define z80_run_nr(cycles) DrZ80Run(&drZ80, cycles)\r |
| | 199 | #define z80_int() drZ80.Z80_IRQ = 1\r |
| | 200 | \r |
| | 201 | #define z80_cyclesLeft drZ80.cycles\r |
| | 202 | #define z80_pc() (drZ80.Z80PC - drZ80.Z80PC_BASE)\r |
| | 203 | \r |
| | 204 | #elif defined(_USE_CZ80)\r |
| | 205 | #include "../cpu/cz80/cz80.h"\r |
| | 206 | \r |
| | 207 | #define z80_run(cycles) Cz80_Exec(&CZ80, cycles)\r |
| | 208 | #define z80_run_nr(cycles) Cz80_Exec(&CZ80, cycles)\r |
| | 209 | #define z80_int() Cz80_Set_IRQ(&CZ80, 0, HOLD_LINE)\r |
| | 210 | \r |
| | 211 | #define z80_cyclesLeft (CZ80.ICount - CZ80.ExtraCycles)\r |
| | 212 | #define z80_pc() Cz80_Get_Reg(&CZ80, CZ80_PC)\r |
| | 213 | \r |
| | 214 | #else\r |
| | 215 | \r |
| | 216 | #define z80_run(cycles) (cycles)\r |
| | 217 | #define z80_run_nr(cycles)\r |
| | 218 | #define z80_int()\r |
| | 219 | \r |
| | 220 | #endif\r |
| | 221 | \r |
| | 222 | #define Z80_STATE_SIZE 0x60\r |
| | 223 | \r |
| | 224 | extern int z80stopCycle; /* in 68k cycles */\r |
| | 225 | extern int z80_cycle_cnt; /* 'done' z80 cycles before z80_run() */\r |
| | 226 | extern int z80_cycle_aim;\r |
| | 227 | extern int z80_scanline;\r |
| | 228 | extern int z80_scanline_cycles; /* cycles done until z80_scanline */\r |
| | 229 | \r |
| | 230 | #define z80_resetCycles() \\r |
| | 231 | z80_cycle_cnt = z80_cycle_aim = z80_scanline = z80_scanline_cycles = 0;\r |
| | 232 | \r |
| | 233 | #define z80_cyclesDone() \\r |
| | 234 | (z80_cycle_aim - z80_cyclesLeft)\r |
| | 235 | \r |
| | 236 | #define cycles_68k_to_z80(x) ((x)*957 >> 11)\r |
| | 237 | \r |
| | 238 | // ----------------------- SH2 CPU -----------------------\r |
| | 239 | \r |
| | 240 | #include "cpu/sh2/sh2.h"\r |
| | 241 | \r |
| | 242 | extern SH2 sh2s[2];\r |
| | 243 | #define msh2 sh2s[0]\r |
| | 244 | #define ssh2 sh2s[1]\r |
| | 245 | \r |
| | 246 | #ifndef DRC_SH2\r |
| | 247 | # define sh2_end_run(sh2, after_) do { \\r |
| | 248 | if ((sh2)->icount > (after_)) { \\r |
| | 249 | (sh2)->cycles_timeslice -= (sh2)->icount - (after_); \\r |
| | 250 | (sh2)->icount = after_; \\r |
| | 251 | } \\r |
| | 252 | } while (0)\r |
| | 253 | # define sh2_cycles_left(sh2) (sh2)->icount\r |
| | 254 | # define sh2_burn_cycles(sh2, n) (sh2)->icount -= n\r |
| | 255 | # define sh2_pc(sh2) (sh2)->ppc\r |
| | 256 | #else\r |
| | 257 | # define sh2_end_run(sh2, after_) do { \\r |
| | 258 | int left_ = (signed int)(sh2)->sr >> 12; \\r |
| | 259 | if (left_ > (after_)) { \\r |
| | 260 | (sh2)->cycles_timeslice -= left_ - (after_); \\r |
| | 261 | (sh2)->sr &= 0xfff; \\r |
| | 262 | (sh2)->sr |= (after_) << 12; \\r |
| | 263 | } \\r |
| | 264 | } while (0)\r |
| | 265 | # define sh2_cycles_left(sh2) ((signed int)(sh2)->sr >> 12)\r |
| | 266 | # define sh2_burn_cycles(sh2, n) (sh2)->sr -= ((n) << 12)\r |
| | 267 | # define sh2_pc(sh2) (sh2)->pc\r |
| | 268 | #endif\r |
| | 269 | \r |
| | 270 | #define sh2_cycles_done(sh2) ((int)(sh2)->cycles_timeslice - sh2_cycles_left(sh2))\r |
| | 271 | #define sh2_cycles_done_t(sh2) \\r |
| | 272 | ((sh2)->m68krcycles_done * 3 + sh2_cycles_done(sh2))\r |
| | 273 | #define sh2_cycles_done_m68k(sh2) \\r |
| | 274 | ((sh2)->m68krcycles_done + (sh2_cycles_done(sh2) / 3))\r |
| | 275 | \r |
| | 276 | #define sh2_reg(c, x) (c) ? ssh2.r[x] : msh2.r[x]\r |
| | 277 | #define sh2_gbr(c) (c) ? ssh2.gbr : msh2.gbr\r |
| | 278 | #define sh2_vbr(c) (c) ? ssh2.vbr : msh2.vbr\r |
| | 279 | #define sh2_sr(c) (((c) ? ssh2.sr : msh2.sr) & 0xfff)\r |
| | 280 | \r |
| | 281 | #define sh2_set_gbr(c, v) \\r |
| | 282 | { if (c) ssh2.gbr = v; else msh2.gbr = v; }\r |
| | 283 | #define sh2_set_vbr(c, v) \\r |
| | 284 | { if (c) ssh2.vbr = v; else msh2.vbr = v; }\r |
| | 285 | \r |
| | 286 | #define elprintf_sh2(sh2, w, f, ...) \\r |
| | 287 | elprintf(w,"%csh2 "f,(sh2)->is_slave?'s':'m',##__VA_ARGS__)\r |
| | 288 | \r |
| | 289 | // ---------------------------------------------------------\r |
| | 290 | \r |
| | 291 | // main oscillator clock which controls timing\r |
| | 292 | #define OSC_NTSC 53693100\r |
| | 293 | #define OSC_PAL 53203424\r |
| | 294 | \r |
| | 295 | struct PicoVideo\r |
| | 296 | {\r |
| | 297 | unsigned char reg[0x20];\r |
| | 298 | unsigned int command; // 32-bit Command\r |
| | 299 | unsigned char pending; // 1 if waiting for second half of 32-bit command\r |
| | 300 | unsigned char type; // Command type (v/c/vsram read/write)\r |
| | 301 | unsigned short addr; // Read/Write address\r |
| | 302 | int status; // Status bits\r |
| | 303 | unsigned char pending_ints; // pending interrupts: ??VH????\r |
| | 304 | signed char lwrite_cnt; // VDP write count during active display line\r |
| | 305 | unsigned short v_counter; // V-counter\r |
| | 306 | unsigned char pad[0x10];\r |
| | 307 | };\r |
| | 308 | \r |
| | 309 | struct PicoMisc\r |
| | 310 | {\r |
| | 311 | unsigned char rotate;\r |
| | 312 | unsigned char z80Run;\r |
| | 313 | unsigned char padTHPhase[2]; // 02 phase of gamepad TH switches\r |
| | 314 | unsigned short scanline; // 04 0 to 261||311\r |
| | 315 | char dirtyPal; // 06 Is the palette dirty (1 - change @ this frame, 2 - some time before)\r |
| | 316 | unsigned char hardware; // 07 Hardware value for country\r |
| | 317 | unsigned char pal; // 08 1=PAL 0=NTSC\r |
| | 318 | unsigned char sram_reg; // 09 SRAM reg. See SRR_* below\r |
| | 319 | unsigned short z80_bank68k; // 0a\r |
| | 320 | unsigned short pad0;\r |
| | 321 | unsigned char pad1;\r |
| | 322 | unsigned char z80_reset; // 0f z80 reset held\r |
| | 323 | unsigned char padDelay[2]; // 10 gamepad phase time outs, so we count a delay\r |
| | 324 | unsigned short eeprom_addr; // EEPROM address register\r |
| | 325 | unsigned char eeprom_cycle; // EEPROM cycle number\r |
| | 326 | unsigned char eeprom_slave; // EEPROM slave word for X24C02 and better SRAMs\r |
| | 327 | unsigned char eeprom_status;\r |
| | 328 | unsigned char pad2;\r |
| | 329 | unsigned short dma_xfers; // 18\r |
| | 330 | unsigned char eeprom_wb[2]; // EEPROM latch/write buffer\r |
| | 331 | unsigned int frame_count; // 1c for movies and idle det\r |
| | 332 | };\r |
| | 333 | \r |
| | 334 | struct PicoMS\r |
| | 335 | {\r |
| | 336 | unsigned char carthw[0x10];\r |
| | 337 | unsigned char io_ctl;\r |
| | 338 | unsigned char pad[0x4f];\r |
| | 339 | };\r |
| | 340 | \r |
| | 341 | // some assembly stuff depend on these, do not touch!\r |
| | 342 | struct Pico\r |
| | 343 | {\r |
| | 344 | unsigned char ram[0x10000]; // 0x00000 scratch ram\r |
| | 345 | union { // vram is byteswapped for easier reads when drawing\r |
| | 346 | unsigned short vram[0x8000]; // 0x10000\r |
| | 347 | unsigned char vramb[0x4000]; // VRAM in SMS mode\r |
| | 348 | };\r |
| | 349 | unsigned char zram[0x2000]; // 0x20000 Z80 ram\r |
| | 350 | unsigned char ioports[0x10]; // XXX: fix asm and mv\r |
| | 351 | unsigned char pad[0xf0]; // unused\r |
| | 352 | unsigned short cram[0x40]; // 0x22100\r |
| | 353 | unsigned short vsram[0x40]; // 0x22180\r |
| | 354 | \r |
| | 355 | unsigned char *rom; // 0x22200\r |
| | 356 | unsigned int romsize; // 0x22204\r |
| | 357 | \r |
| | 358 | struct PicoMisc m;\r |
| | 359 | struct PicoVideo video;\r |
| | 360 | struct PicoMS ms;\r |
| | 361 | };\r |
| | 362 | \r |
| | 363 | // sram\r |
| | 364 | #define SRR_MAPPED (1 << 0)\r |
| | 365 | #define SRR_READONLY (1 << 1)\r |
| | 366 | \r |
| | 367 | #define SRF_ENABLED (1 << 0)\r |
| | 368 | #define SRF_EEPROM (1 << 1)\r |
| | 369 | \r |
| | 370 | struct PicoSRAM\r |
| | 371 | {\r |
| | 372 | unsigned char *data; // actual data\r |
| | 373 | unsigned int start; // start address in 68k address space\r |
| | 374 | unsigned int end;\r |
| | 375 | unsigned char flags; // 0c: SRF_*\r |
| | 376 | unsigned char unused2;\r |
| | 377 | unsigned char changed;\r |
| | 378 | unsigned char eeprom_type; // eeprom type: 0: 7bit (24C01), 2: 2 addr words (X24C02+), 3: 3 addr words\r |
| | 379 | unsigned char unused3;\r |
| | 380 | unsigned char eeprom_bit_cl; // bit number for cl\r |
| | 381 | unsigned char eeprom_bit_in; // bit number for in\r |
| | 382 | unsigned char eeprom_bit_out; // bit number for out\r |
| | 383 | unsigned int size;\r |
| | 384 | };\r |
| | 385 | \r |
| | 386 | // MCD\r |
| | 387 | #include "cd/cd_sys.h"\r |
| | 388 | #include "cd/LC89510.h"\r |
| | 389 | #include "cd/gfx_cd.h"\r |
| | 390 | \r |
| | 391 | struct mcd_pcm\r |
| | 392 | {\r |
| | 393 | unsigned char control; // reg7\r |
| | 394 | unsigned char enabled; // reg8\r |
| | 395 | unsigned char cur_ch;\r |
| | 396 | unsigned char bank;\r |
| | 397 | int pad1;\r |
| | 398 | \r |
| | 399 | struct pcm_chan // 08, size 0x10\r |
| | 400 | {\r |
| | 401 | unsigned char regs[8];\r |
| | 402 | unsigned int addr; // .08: played sample address\r |
| | 403 | int pad;\r |
| | 404 | } ch[8];\r |
| | 405 | };\r |
| | 406 | \r |
| | 407 | struct mcd_misc\r |
| | 408 | {\r |
| | 409 | unsigned short hint_vector;\r |
| | 410 | unsigned char busreq;\r |
| | 411 | unsigned char s68k_pend_ints;\r |
| | 412 | unsigned int state_flags; // 04: emu state: reset_pending\r |
| | 413 | unsigned int counter75hz;\r |
| | 414 | unsigned int pad0;\r |
| | 415 | int timer_int3; // 10\r |
| | 416 | unsigned int timer_stopwatch;\r |
| | 417 | unsigned char bcram_reg; // 18: battery-backed RAM cart register\r |
| | 418 | unsigned char pad2;\r |
| | 419 | unsigned short pad3;\r |
| | 420 | int pad[9];\r |
| | 421 | };\r |
| | 422 | \r |
| | 423 | typedef struct\r |
| | 424 | {\r |
| | 425 | unsigned char bios[0x20000]; // 000000: 128K\r |
| | 426 | union { // 020000: 512K\r |
| | 427 | unsigned char prg_ram[0x80000];\r |
| | 428 | unsigned char prg_ram_b[4][0x20000];\r |
| | 429 | };\r |
| | 430 | union { // 0a0000: 256K\r |
| | 431 | struct {\r |
| | 432 | unsigned char word_ram2M[0x40000];\r |
| | 433 | unsigned char unused0[0x20000];\r |
| | 434 | };\r |
| | 435 | struct {\r |
| | 436 | unsigned char unused1[0x20000];\r |
| | 437 | unsigned char word_ram1M[2][0x20000];\r |
| | 438 | };\r |
| | 439 | };\r |
| | 440 | union { // 100000: 64K\r |
| | 441 | unsigned char pcm_ram[0x10000];\r |
| | 442 | unsigned char pcm_ram_b[0x10][0x1000];\r |
| | 443 | };\r |
| | 444 | unsigned char s68k_regs[0x200]; // 110000: GA, not CPU regs\r |
| | 445 | unsigned char bram[0x2000]; // 110200: 8K\r |
| | 446 | struct mcd_misc m; // 112200: misc\r |
| | 447 | struct mcd_pcm pcm; // 112240:\r |
| | 448 | _scd_toc TOC; // not to be saved\r |
| | 449 | CDD cdd;\r |
| | 450 | CDC cdc;\r |
| | 451 | _scd scd;\r |
| | 452 | Rot_Comp rot_comp;\r |
| | 453 | } mcd_state;\r |
| | 454 | \r |
| | 455 | // XXX: this will need to be reworked for cart+cd support.\r |
| | 456 | #define Pico_mcd ((mcd_state *)Pico.rom)\r |
| | 457 | \r |
| | 458 | // 32X\r |
| | 459 | #define P32XS_FM (1<<15)\r |
| | 460 | #define P32XS_REN (1<< 7)\r |
| | 461 | #define P32XS_nRES (1<< 1)\r |
| | 462 | #define P32XS_ADEN (1<< 0)\r |
| | 463 | #define P32XS2_ADEN (1<< 9)\r |
| | 464 | #define P32XS_FULL (1<< 7) // DREQ FIFO full\r |
| | 465 | #define P32XS_68S (1<< 2)\r |
| | 466 | #define P32XS_DMA (1<< 1)\r |
| | 467 | #define P32XS_RV (1<< 0)\r |
| | 468 | \r |
| | 469 | #define P32XV_nPAL (1<<15) // VDP\r |
| | 470 | #define P32XV_PRI (1<< 7)\r |
| | 471 | #define P32XV_Mx (3<< 0) // display mode mask\r |
| | 472 | \r |
| | 473 | #define P32XV_SFT (1<< 0)\r |
| | 474 | \r |
| | 475 | #define P32XV_VBLK (1<<15)\r |
| | 476 | #define P32XV_HBLK (1<<14)\r |
| | 477 | #define P32XV_PEN (1<<13)\r |
| | 478 | #define P32XV_nFEN (1<< 1)\r |
| | 479 | #define P32XV_FS (1<< 0)\r |
| | 480 | \r |
| | 481 | #define P32XP_RTP (1<<7) // PWM control\r |
| | 482 | #define P32XP_FULL (1<<15) // PWM pulse\r |
| | 483 | #define P32XP_EMPTY (1<<14)\r |
| | 484 | \r |
| | 485 | #define P32XF_68KCPOLL (1 << 0)\r |
| | 486 | #define P32XF_68KVPOLL (1 << 1)\r |
| | 487 | \r |
| | 488 | #define P32XI_VRES (1 << 14/2) // IRL/2\r |
| | 489 | #define P32XI_VINT (1 << 12/2)\r |
| | 490 | #define P32XI_HINT (1 << 10/2)\r |
| | 491 | #define P32XI_CMD (1 << 8/2)\r |
| | 492 | #define P32XI_PWM (1 << 6/2)\r |
| | 493 | \r |
| | 494 | // peripheral reg access\r |
| | 495 | #define PREG8(regs,offs) ((unsigned char *)regs)[offs ^ 3]\r |
| | 496 | \r |
| | 497 | #define DMAC_FIFO_LEN (4*2)\r |
| | 498 | #define PWM_BUFF_LEN 1024 // in one channel samples\r |
| | 499 | \r |
| | 500 | #define SH2_DRCBLK_RAM_SHIFT 1\r |
| | 501 | #define SH2_DRCBLK_DA_SHIFT 1\r |
| | 502 | \r |
| | 503 | #define SH2_READ_SHIFT 25\r |
| | 504 | #define SH2_WRITE_SHIFT 25\r |
| | 505 | \r |
| | 506 | struct Pico32x\r |
| | 507 | {\r |
| | 508 | unsigned short regs[0x20];\r |
| | 509 | unsigned short vdp_regs[0x10]; // 0x40\r |
| | 510 | unsigned short sh2_regs[3]; // 0x60\r |
| | 511 | unsigned char pending_fb;\r |
| | 512 | unsigned char dirty_pal;\r |
| | 513 | unsigned int emu_flags;\r |
| | 514 | unsigned char sh2irq_mask[2];\r |
| | 515 | unsigned char sh2irqi[2]; // individual\r |
| | 516 | unsigned int sh2irqs; // common irqs\r |
| | 517 | unsigned short dmac_fifo[DMAC_FIFO_LEN];\r |
| | 518 | unsigned int pad[4];\r |
| | 519 | unsigned int dmac0_fifo_ptr;\r |
| | 520 | unsigned short vdp_fbcr_fake;\r |
| | 521 | unsigned short pad2;\r |
| | 522 | unsigned char comm_dirty_68k;\r |
| | 523 | unsigned char comm_dirty_sh2;\r |
| | 524 | unsigned char pwm_irq_cnt;\r |
| | 525 | unsigned char pad1;\r |
| | 526 | unsigned short pwm_p[2]; // pwm pos in fifo\r |
| | 527 | unsigned int pwm_cycle_p; // pwm play cursor (32x cycles)\r |
| | 528 | unsigned int reserved[6];\r |
| | 529 | };\r |
| | 530 | \r |
| | 531 | struct Pico32xMem\r |
| | 532 | {\r |
| | 533 | unsigned char sdram[0x40000];\r |
| | 534 | #ifdef DRC_SH2\r |
| | 535 | unsigned short drcblk_ram[1 << (18 - SH2_DRCBLK_RAM_SHIFT)];\r |
| | 536 | #endif\r |
| | 537 | unsigned short dram[2][0x20000/2]; // AKA fb\r |
| | 538 | union {\r |
| | 539 | unsigned char m68k_rom[0x100];\r |
| | 540 | unsigned char m68k_rom_bank[0x10000]; // M68K_BANK_SIZE\r |
| | 541 | };\r |
| | 542 | #ifdef DRC_SH2\r |
| | 543 | unsigned short drcblk_da[2][1 << (12 - SH2_DRCBLK_DA_SHIFT)];\r |
| | 544 | #endif\r |
| | 545 | unsigned char sh2_rom_m[0x800];\r |
| | 546 | unsigned char sh2_rom_s[0x400];\r |
| | 547 | unsigned short pal[0x100];\r |
| | 548 | unsigned short pal_native[0x100]; // converted to native (for renderer)\r |
| | 549 | signed short pwm[2*PWM_BUFF_LEN]; // PWM buffer for current frame\r |
| | 550 | signed short pwm_fifo[2][4]; // [0] - current, others - fifo entries\r |
| | 551 | };\r |
| | 552 | \r |
| | 553 | // area.c\r |
| | 554 | extern void (*PicoLoadStateHook)(void);\r |
| | 555 | \r |
| | 556 | typedef struct {\r |
| | 557 | int chunk;\r |
| | 558 | int size;\r |
| | 559 | void *ptr;\r |
| | 560 | } carthw_state_chunk;\r |
| | 561 | extern carthw_state_chunk *carthw_chunks;\r |
| | 562 | #define CHUNK_CARTHW 64\r |
| | 563 | \r |
| | 564 | // cart.c\r |
| | 565 | extern int PicoCartResize(int newsize);\r |
| | 566 | extern void Byteswap(void *dst, const void *src, int len);\r |
| | 567 | extern void (*PicoCartMemSetup)(void);\r |
| | 568 | extern void (*PicoCartUnloadHook)(void);\r |
| | 569 | \r |
| | 570 | // debug.c\r |
| | 571 | int CM_compareRun(int cyc, int is_sub);\r |
| | 572 | \r |
| | 573 | // draw.c\r |
| | 574 | PICO_INTERNAL void PicoFrameStart(void);\r |
| | 575 | void PicoDrawSync(int to, int blank_last_line);\r |
| | 576 | void BackFill(int reg7, int sh);\r |
| | 577 | void FinalizeLine555(int sh, int line);\r |
| | 578 | extern int (*PicoScanBegin)(unsigned int num);\r |
| | 579 | extern int (*PicoScanEnd)(unsigned int num);\r |
| | 580 | extern int DrawScanline;\r |
| | 581 | #define MAX_LINE_SPRITES 29\r |
| | 582 | extern unsigned char HighLnSpr[240][3 + MAX_LINE_SPRITES];\r |
| | 583 | extern void *DrawLineDestBase;\r |
| | 584 | extern int DrawLineDestIncrement;\r |
| | 585 | \r |
| | 586 | // draw2.c\r |
| | 587 | PICO_INTERNAL void PicoFrameFull();\r |
| | 588 | \r |
| | 589 | // mode4.c\r |
| | 590 | void PicoFrameStartMode4(void);\r |
| | 591 | void PicoLineMode4(int line);\r |
| | 592 | void PicoDoHighPal555M4(void);\r |
| | 593 | void PicoDrawSetOutputMode4(pdso_t which);\r |
| | 594 | \r |
| | 595 | // memory.c\r |
| | 596 | PICO_INTERNAL void PicoMemSetup(void);\r |
| | 597 | unsigned int PicoRead8_io(unsigned int a);\r |
| | 598 | unsigned int PicoRead16_io(unsigned int a);\r |
| | 599 | void PicoWrite8_io(unsigned int a, unsigned int d);\r |
| | 600 | void PicoWrite16_io(unsigned int a, unsigned int d);\r |
| | 601 | void p32x_dreq1_trigger(void);\r |
| | 602 | \r |
| | 603 | // pico/memory.c\r |
| | 604 | PICO_INTERNAL void PicoMemSetupPico(void);\r |
| | 605 | \r |
| | 606 | // cd/memory.c\r |
| | 607 | PICO_INTERNAL void PicoMemSetupCD(void);\r |
| | 608 | void PicoMemStateLoaded(void);\r |
| | 609 | \r |
| | 610 | // pico.c\r |
| | 611 | extern struct Pico Pico;\r |
| | 612 | extern struct PicoSRAM SRam;\r |
| | 613 | extern int PicoPadInt[2];\r |
| | 614 | extern int emustatus;\r |
| | 615 | extern int scanlines_total;\r |
| | 616 | extern void (*PicoResetHook)(void);\r |
| | 617 | extern void (*PicoLineHook)(void);\r |
| | 618 | PICO_INTERNAL int CheckDMA(void);\r |
| | 619 | PICO_INTERNAL void PicoDetectRegion(void);\r |
| | 620 | PICO_INTERNAL void PicoSyncZ80(int m68k_cycles_done);\r |
| | 621 | \r |
| | 622 | // cd/pico.c\r |
| | 623 | PICO_INTERNAL void PicoInitMCD(void);\r |
| | 624 | PICO_INTERNAL void PicoExitMCD(void);\r |
| | 625 | PICO_INTERNAL void PicoPowerMCD(void);\r |
| | 626 | PICO_INTERNAL int PicoResetMCD(void);\r |
| | 627 | PICO_INTERNAL void PicoFrameMCD(void);\r |
| | 628 | \r |
| | 629 | // pico/pico.c\r |
| | 630 | PICO_INTERNAL void PicoInitPico(void);\r |
| | 631 | PICO_INTERNAL void PicoReratePico(void);\r |
| | 632 | \r |
| | 633 | // pico/xpcm.c\r |
| | 634 | PICO_INTERNAL void PicoPicoPCMUpdate(short *buffer, int length, int stereo);\r |
| | 635 | PICO_INTERNAL void PicoPicoPCMReset(void);\r |
| | 636 | PICO_INTERNAL void PicoPicoPCMRerate(int xpcm_rate);\r |
| | 637 | \r |
| | 638 | // sek.c\r |
| | 639 | PICO_INTERNAL void SekInit(void);\r |
| | 640 | PICO_INTERNAL int SekReset(void);\r |
| | 641 | PICO_INTERNAL void SekState(int *data);\r |
| | 642 | PICO_INTERNAL void SekSetRealTAS(int use_real);\r |
| | 643 | PICO_INTERNAL void SekPackCpu(unsigned char *cpu, int is_sub);\r |
| | 644 | PICO_INTERNAL void SekUnpackCpu(const unsigned char *cpu, int is_sub);\r |
| | 645 | void SekStepM68k(void);\r |
| | 646 | void SekInitIdleDet(void);\r |
| | 647 | void SekFinishIdleDet(void);\r |
| | 648 | #if defined(CPU_CMP_R) || defined(CPU_CMP_W)\r |
| | 649 | void SekTrace(int is_s68k);\r |
| | 650 | #else\r |
| | 651 | #define SekTrace(x)\r |
| | 652 | #endif\r |
| | 653 | \r |
| | 654 | // cd/sek.c\r |
| | 655 | PICO_INTERNAL void SekInitS68k(void);\r |
| | 656 | PICO_INTERNAL int SekResetS68k(void);\r |
| | 657 | PICO_INTERNAL int SekInterruptS68k(int irq);\r |
| | 658 | \r |
| | 659 | // sound/sound.c\r |
| | 660 | PICO_INTERNAL void cdda_start_play();\r |
| | 661 | extern short cdda_out_buffer[2*1152];\r |
| | 662 | extern int PsndLen_exc_cnt;\r |
| | 663 | extern int PsndLen_exc_add;\r |
| | 664 | extern int timer_a_next_oflow, timer_a_step; // in z80 cycles\r |
| | 665 | extern int timer_b_next_oflow, timer_b_step;\r |
| | 666 | \r |
| | 667 | void ym2612_sync_timers(int z80_cycles, int mode_old, int mode_new);\r |
| | 668 | void ym2612_pack_state(void);\r |
| | 669 | void ym2612_unpack_state(void);\r |
| | 670 | \r |
| | 671 | #define TIMER_NO_OFLOW 0x70000000\r |
| | 672 | // tA = 72 * (1024 - NA) / M\r |
| | 673 | #define TIMER_A_TICK_ZCYCLES 17203\r |
| | 674 | // tB = 1152 * (256 - NA) / M\r |
| | 675 | #define TIMER_B_TICK_ZCYCLES 262800 // 275251 broken, see Dai Makaimura\r |
| | 676 | \r |
| | 677 | #define timers_cycle() \\r |
| | 678 | if (timer_a_next_oflow > 0 && timer_a_next_oflow < TIMER_NO_OFLOW) \\r |
| | 679 | timer_a_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \\r |
| | 680 | if (timer_b_next_oflow > 0 && timer_b_next_oflow < TIMER_NO_OFLOW) \\r |
| | 681 | timer_b_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \\r |
| | 682 | ym2612_sync_timers(0, ym2612.OPN.ST.mode, ym2612.OPN.ST.mode);\r |
| | 683 | \r |
| | 684 | #define timers_reset() \\r |
| | 685 | timer_a_next_oflow = timer_b_next_oflow = TIMER_NO_OFLOW; \\r |
| | 686 | timer_a_step = TIMER_A_TICK_ZCYCLES * 1024; \\r |
| | 687 | timer_b_step = TIMER_B_TICK_ZCYCLES * 256;\r |
| | 688 | \r |
| | 689 | \r |
| | 690 | // videoport.c\r |
| | 691 | PICO_INTERNAL_ASM void PicoVideoWrite(unsigned int a,unsigned short d);\r |
| | 692 | PICO_INTERNAL_ASM unsigned int PicoVideoRead(unsigned int a);\r |
| | 693 | PICO_INTERNAL_ASM unsigned int PicoVideoRead8(unsigned int a);\r |
| | 694 | extern int (*PicoDmaHook)(unsigned int source, int len, unsigned short **srcp, unsigned short **limitp);\r |
| | 695 | \r |
| | 696 | // misc.c\r |
| | 697 | PICO_INTERNAL_ASM void memcpy16(unsigned short *dest, unsigned short *src, int count);\r |
| | 698 | PICO_INTERNAL_ASM void memcpy16bswap(unsigned short *dest, void *src, int count);\r |
| | 699 | PICO_INTERNAL_ASM void memcpy32(int *dest, int *src, int count); // 32bit word count\r |
| | 700 | PICO_INTERNAL_ASM void memset32(int *dest, int c, int count);\r |
| | 701 | \r |
| | 702 | // eeprom.c\r |
| | 703 | void EEPROM_write8(unsigned int a, unsigned int d);\r |
| | 704 | void EEPROM_write16(unsigned int d);\r |
| | 705 | unsigned int EEPROM_read(void);\r |
| | 706 | \r |
| | 707 | // z80 functionality wrappers\r |
| | 708 | PICO_INTERNAL void z80_init(void);\r |
| | 709 | PICO_INTERNAL void z80_pack(void *data);\r |
| | 710 | PICO_INTERNAL int z80_unpack(const void *data);\r |
| | 711 | PICO_INTERNAL void z80_reset(void);\r |
| | 712 | PICO_INTERNAL void z80_exit(void);\r |
| | 713 | \r |
| | 714 | // cd/misc.c\r |
| | 715 | PICO_INTERNAL_ASM void wram_2M_to_1M(unsigned char *m);\r |
| | 716 | PICO_INTERNAL_ASM void wram_1M_to_2M(unsigned char *m);\r |
| | 717 | \r |
| | 718 | // cd/buffering.c\r |
| | 719 | PICO_INTERNAL void PicoCDBufferRead(void *dest, int lba);\r |
| | 720 | \r |
| | 721 | // sound/sound.c\r |
| | 722 | PICO_INTERNAL void PsndReset(void);\r |
| | 723 | PICO_INTERNAL void PsndDoDAC(int line_to);\r |
| | 724 | PICO_INTERNAL void PsndClear(void);\r |
| | 725 | PICO_INTERNAL void PsndGetSamples(int y);\r |
| | 726 | PICO_INTERNAL void PsndGetSamplesMS(void);\r |
| | 727 | extern int PsndDacLine;\r |
| | 728 | \r |
| | 729 | // sms.c\r |
| | 730 | #ifndef NO_SMS\r |
| | 731 | void PicoPowerMS(void);\r |
| | 732 | void PicoResetMS(void);\r |
| | 733 | void PicoMemSetupMS(void);\r |
| | 734 | void PicoStateLoadedMS(void);\r |
| | 735 | void PicoFrameMS(void);\r |
| | 736 | void PicoFrameDrawOnlyMS(void);\r |
| | 737 | #else\r |
| | 738 | #define PicoPowerMS()\r |
| | 739 | #define PicoResetMS()\r |
| | 740 | #define PicoMemSetupMS()\r |
| | 741 | #define PicoStateLoadedMS()\r |
| | 742 | #define PicoFrameMS()\r |
| | 743 | #define PicoFrameDrawOnlyMS()\r |
| | 744 | #endif\r |
| | 745 | \r |
| | 746 | // 32x/32x.c\r |
| | 747 | #ifndef NO_32X\r |
| | 748 | extern struct Pico32x Pico32x;\r |
| | 749 | enum p32x_event {\r |
| | 750 | P32X_EVENT_PWM,\r |
| | 751 | P32X_EVENT_FILLEND,\r |
| | 752 | P32X_EVENT_COUNT,\r |
| | 753 | };\r |
| | 754 | extern unsigned int event_times[P32X_EVENT_COUNT];\r |
| | 755 | \r |
| | 756 | void Pico32xInit(void);\r |
| | 757 | void PicoPower32x(void);\r |
| | 758 | void PicoReset32x(void);\r |
| | 759 | void Pico32xStartup(void);\r |
| | 760 | void PicoUnload32x(void);\r |
| | 761 | void PicoFrame32x(void);\r |
| | 762 | void Pico32xStateLoaded(int is_early);\r |
| | 763 | void p32x_sync_sh2s(unsigned int m68k_target);\r |
| | 764 | void p32x_sync_other_sh2(SH2 *sh2, unsigned int m68k_target);\r |
| | 765 | void p32x_update_irls(SH2 *active_sh2, int m68k_cycles);\r |
| | 766 | void p32x_reset_sh2s(void);\r |
| | 767 | void p32x_event_schedule(unsigned int now, enum p32x_event event, int after);\r |
| | 768 | void p32x_event_schedule_sh2(SH2 *sh2, enum p32x_event event, int after);\r |
| | 769 | \r |
| | 770 | // 32x/memory.c\r |
| | 771 | struct Pico32xMem *Pico32xMem;\r |
| | 772 | unsigned int PicoRead8_32x(unsigned int a);\r |
| | 773 | unsigned int PicoRead16_32x(unsigned int a);\r |
| | 774 | void PicoWrite8_32x(unsigned int a, unsigned int d);\r |
| | 775 | void PicoWrite16_32x(unsigned int a, unsigned int d);\r |
| | 776 | void PicoMemSetup32x(void);\r |
| | 777 | void Pico32xSwapDRAM(int b);\r |
| | 778 | void Pico32xMemStateLoaded(void);\r |
| | 779 | void p32x_m68k_poll_event(unsigned int flags);\r |
| | 780 | void p32x_sh2_poll_event(SH2 *sh2, unsigned int flags, unsigned int m68k_cycles);\r |
| | 781 | \r |
| | 782 | // 32x/draw.c\r |
| | 783 | void PicoDrawSetOutFormat32x(pdso_t which, int use_32x_line_mode);\r |
| | 784 | void FinalizeLine32xRGB555(int sh, int line);\r |
| | 785 | void PicoDraw32xLayer(int offs, int lines, int mdbg);\r |
| | 786 | void PicoDraw32xLayerMdOnly(int offs, int lines);\r |
| | 787 | extern int (*PicoScan32xBegin)(unsigned int num);\r |
| | 788 | extern int (*PicoScan32xEnd)(unsigned int num);\r |
| | 789 | enum {\r |
| | 790 | PDM32X_OFF,\r |
| | 791 | PDM32X_32X_ONLY,\r |
| | 792 | PDM32X_BOTH,\r |
| | 793 | };\r |
| | 794 | extern int Pico32xDrawMode;\r |
| | 795 | \r |
| | 796 | // 32x/pwm.c\r |
| | 797 | unsigned int p32x_pwm_read16(unsigned int a, SH2 *sh2,\r |
| | 798 | unsigned int m68k_cycles);\r |
| | 799 | void p32x_pwm_write16(unsigned int a, unsigned int d,\r |
| | 800 | SH2 *sh2, unsigned int m68k_cycles);\r |
| | 801 | void p32x_pwm_update(int *buf32, int length, int stereo);\r |
| | 802 | void p32x_pwm_ctl_changed(void);\r |
| | 803 | void p32x_pwm_schedule(unsigned int m68k_now);\r |
| | 804 | void p32x_pwm_schedule_sh2(SH2 *sh2);\r |
| | 805 | void p32x_pwm_irq_event(unsigned int m68k_now);\r |
| | 806 | void p32x_pwm_state_loaded(void);\r |
| | 807 | \r |
| | 808 | // 32x/sh2soc.c\r |
| | 809 | void p32x_dreq0_trigger(void);\r |
| | 810 | void p32x_dreq1_trigger(void);\r |
| | 811 | void p32x_timers_recalc(void);\r |
| | 812 | void p32x_timers_do(unsigned int m68k_slice);\r |
| | 813 | void sh2_peripheral_reset(SH2 *sh2);\r |
| | 814 | unsigned int sh2_peripheral_read8(unsigned int a, SH2 *sh2);\r |
| | 815 | unsigned int sh2_peripheral_read16(unsigned int a, SH2 *sh2);\r |
| | 816 | unsigned int sh2_peripheral_read32(unsigned int a, SH2 *sh2);\r |
| | 817 | void sh2_peripheral_write8(unsigned int a, unsigned int d, SH2 *sh2);\r |
| | 818 | void sh2_peripheral_write16(unsigned int a, unsigned int d, SH2 *sh2);\r |
| | 819 | void sh2_peripheral_write32(unsigned int a, unsigned int d, SH2 *sh2);\r |
| | 820 | \r |
| | 821 | #else\r |
| | 822 | #define Pico32xInit()\r |
| | 823 | #define PicoPower32x()\r |
| | 824 | #define PicoReset32x()\r |
| | 825 | #define PicoFrame32x()\r |
| | 826 | #define PicoUnload32x()\r |
| | 827 | #define Pico32xStateLoaded()\r |
| | 828 | #define FinalizeLine32xRGB555 NULL\r |
| | 829 | #define p32x_pwm_update(...)\r |
| | 830 | #define p32x_timers_recalc()\r |
| | 831 | #endif\r |
| | 832 | \r |
| | 833 | /* avoid dependency on newer glibc */\r |
| | 834 | static __inline int isspace_(int c)\r |
| | 835 | {\r |
| | 836 | return (0x09 <= c && c <= 0x0d) || c == ' ';\r |
| | 837 | }\r |
| | 838 | \r |
| | 839 | #ifndef ARRAY_SIZE\r |
| | 840 | #define ARRAY_SIZE(x) (sizeof(x) / sizeof(x[0]))\r |
| | 841 | #endif\r |
| | 842 | \r |
| | 843 | // emulation event logging\r |
| | 844 | #ifndef EL_LOGMASK\r |
| | 845 | # ifdef __x86_64__ // HACK\r |
| | 846 | # define EL_LOGMASK (EL_STATUS|EL_IDLE|EL_ANOMALY)\r |
| | 847 | # else\r |
| | 848 | # define EL_LOGMASK (EL_STATUS)\r |
| | 849 | # endif\r |
| | 850 | #endif\r |
| | 851 | \r |
| | 852 | #define EL_HVCNT 0x00000001 /* hv counter reads */\r |
| | 853 | #define EL_SR 0x00000002 /* SR reads */\r |
| | 854 | #define EL_INTS 0x00000004 /* ints and acks */\r |
| | 855 | #define EL_YMTIMER 0x00000008 /* ym2612 timer stuff */\r |
| | 856 | #define EL_INTSW 0x00000010 /* log irq switching on/off */\r |
| | 857 | #define EL_ASVDP 0x00000020 /* VDP accesses during active scan */\r |
| | 858 | #define EL_VDPDMA 0x00000040 /* VDP DMA transfers and their timing */\r |
| | 859 | #define EL_BUSREQ 0x00000080 /* z80 busreq r/w or reset w */\r |
| | 860 | #define EL_Z80BNK 0x00000100 /* z80 i/o through bank area */\r |
| | 861 | #define EL_SRAMIO 0x00000200 /* sram i/o */\r |
| | 862 | #define EL_EEPROM 0x00000400 /* eeprom debug */\r |
| | 863 | #define EL_UIO 0x00000800 /* unmapped i/o */\r |
| | 864 | #define EL_IO 0x00001000 /* all i/o */\r |
| | 865 | #define EL_CDPOLL 0x00002000 /* MCD: log poll detection */\r |
| | 866 | #define EL_SVP 0x00004000 /* SVP stuff */\r |
| | 867 | #define EL_PICOHW 0x00008000 /* Pico stuff */\r |
| | 868 | #define EL_IDLE 0x00010000 /* idle loop det. */\r |
| | 869 | #define EL_CDREGS 0x00020000 /* MCD: register access */\r |
| | 870 | #define EL_CDREG3 0x00040000 /* MCD: register 3 only */\r |
| | 871 | #define EL_32X 0x00080000\r |
| | 872 | #define EL_PWM 0x00100000 /* 32X PWM stuff (LOTS of output) */\r |
| | 873 | #define EL_32XP 0x00200000 /* 32X peripherals */\r |
| | 874 | \r |
| | 875 | #define EL_STATUS 0x40000000 /* status messages */\r |
| | 876 | #define EL_ANOMALY 0x80000000 /* some unexpected conditions (during emulation) */\r |
| | 877 | \r |
| | 878 | #if EL_LOGMASK\r |
| | 879 | #define elprintf(w,f,...) \\r |
| | 880 | do { \\r |
| | 881 | if ((w) & EL_LOGMASK) \\r |
| | 882 | lprintf("%05i:%03i: " f "\n",Pico.m.frame_count,Pico.m.scanline,##__VA_ARGS__); \\r |
| | 883 | } while (0)\r |
| | 884 | #elif defined(_MSC_VER)\r |
| | 885 | #define elprintf\r |
| | 886 | #else\r |
| | 887 | #define elprintf(w,f,...)\r |
| | 888 | #endif\r |
| | 889 | \r |
| | 890 | // profiling\r |
| | 891 | #ifdef PPROF\r |
| | 892 | #include <platform/linux/pprof.h>\r |
| | 893 | #else\r |
| | 894 | #define pprof_init()\r |
| | 895 | #define pprof_finish()\r |
| | 896 | #define pprof_start(x)\r |
| | 897 | #define pprof_end(...)\r |
| | 898 | #define pprof_end_sub(...)\r |
| | 899 | #endif\r |
| | 900 | \r |
| | 901 | #ifdef EVT_LOG\r |
| | 902 | enum evt {\r |
| | 903 | EVT_FRAME_START,\r |
| | 904 | EVT_NEXT_LINE,\r |
| | 905 | EVT_RUN_START,\r |
| | 906 | EVT_RUN_END,\r |
| | 907 | EVT_POLL_START,\r |
| | 908 | EVT_POLL_END,\r |
| | 909 | EVT_CNT\r |
| | 910 | };\r |
| | 911 | \r |
| | 912 | enum evt_cpu {\r |
| | 913 | EVT_M68K,\r |
| | 914 | EVT_S68K,\r |
| | 915 | EVT_MSH2,\r |
| | 916 | EVT_SSH2,\r |
| | 917 | EVT_CPU_CNT\r |
| | 918 | };\r |
| | 919 | \r |
| | 920 | void pevt_log(unsigned int cycles, enum evt_cpu c, enum evt e);\r |
| | 921 | void pevt_dump(void);\r |
| | 922 | \r |
| | 923 | #define pevt_log_m68k(e) \\r |
| | 924 | pevt_log(SekCyclesDoneT(), EVT_M68K, e)\r |
| | 925 | #define pevt_log_m68k_o(e) \\r |
| | 926 | pevt_log(SekCyclesDoneT2(), EVT_M68K, e)\r |
| | 927 | #define pevt_log_sh2(sh2, e) \\r |
| | 928 | pevt_log(sh2_cycles_done_m68k(sh2), EVT_MSH2 + (sh2)->is_slave, e)\r |
| | 929 | #define pevt_log_sh2_o(sh2, e) \\r |
| | 930 | pevt_log((sh2)->m68krcycles_done, EVT_MSH2 + (sh2)->is_slave, e)\r |
| | 931 | #else\r |
| | 932 | #define pevt_log(c, e)\r |
| | 933 | #define pevt_log_m68k(e)\r |
| | 934 | #define pevt_log_m68k_o(e)\r |
| | 935 | #define pevt_log_sh2(sh2, e)\r |
| | 936 | #define pevt_log_sh2_o(sh2, e)\r |
| | 937 | #define pevt_dump()\r |
| | 938 | #endif\r |
| | 939 | \r |
| | 940 | // misc\r |
| | 941 | #ifdef _MSC_VER\r |
| | 942 | #define cdprintf\r |
| | 943 | #else\r |
| | 944 | #define cdprintf(x...)\r |
| | 945 | #endif\r |
| | 946 | \r |
| | 947 | #ifdef __i386__\r |
| | 948 | #define REGPARM(x) __attribute__((regparm(x)))\r |
| | 949 | #else\r |
| | 950 | #define REGPARM(x)\r |
| | 951 | #endif\r |
| | 952 | \r |
| | 953 | #ifdef __GNUC__\r |
| | 954 | #define NOINLINE __attribute__((noinline))\r |
| | 955 | #else\r |
| | 956 | #define NOINLINE\r |
| | 957 | #endif\r |
| | 958 | \r |
| | 959 | #ifdef __cplusplus\r |
| | 960 | } // End of extern "C"\r |
| | 961 | #endif\r |
| | 962 | \r |
| | 963 | #endif // PICO_INTERNAL_INCLUDED\r |
| | 964 | \r |
notaz.gp2x.de / picodrive.git / blame_incremental