1 // This is part of Pico Library
\r
3 // (c) Copyright 2004 Dave, All rights reserved.
\r
4 // (c) Copyright 2006-2009 notaz, All rights reserved.
\r
5 // Free for non-commercial use.
\r
7 // For commercial use, separate licencing terms must be obtained.
\r
10 #include "pico_int.h"
\r
13 #include "sound/ym2612.h"
\r
14 #include "sound/sn76496.h"
\r
16 extern unsigned int lastSSRamWrite; // used by serial eeprom code
\r
18 unsigned long m68k_read8_map [0x1000000 >> M68K_MEM_SHIFT];
\r
19 unsigned long m68k_read16_map [0x1000000 >> M68K_MEM_SHIFT];
\r
20 unsigned long m68k_write8_map [0x1000000 >> M68K_MEM_SHIFT];
\r
21 unsigned long m68k_write16_map[0x1000000 >> M68K_MEM_SHIFT];
\r
23 static void xmap_set(unsigned long *map, int shift, int start_addr, int end_addr,
\r
24 void *func_or_mh, int is_func)
\r
26 unsigned long addr = (unsigned long)func_or_mh;
\r
27 int mask = (1 << shift) - 1;
\r
30 if ((start_addr & mask) != 0 || (end_addr & mask) != mask) {
\r
31 elprintf(EL_STATUS|EL_ANOMALY, "xmap_set: tried to map bad range: %06x-%06x",
\r
32 start_addr, end_addr);
\r
37 elprintf(EL_STATUS|EL_ANOMALY, "xmap_set: ptr is not aligned: %08lx", addr);
\r
44 for (i = start_addr >> shift; i <= end_addr >> shift; i++) {
\r
47 map[i] |= 1 << (sizeof(addr) * 8 - 1);
\r
51 void z80_map_set(unsigned long *map, int start_addr, int end_addr,
\r
52 void *func_or_mh, int is_func)
\r
54 xmap_set(map, Z80_MEM_SHIFT, start_addr, end_addr, func_or_mh, is_func);
\r
57 void cpu68k_map_set(unsigned long *map, int start_addr, int end_addr,
\r
58 void *func_or_mh, int is_func)
\r
60 xmap_set(map, M68K_MEM_SHIFT, start_addr, end_addr, func_or_mh, is_func);
\r
63 // more specialized/optimized function (does same as above)
\r
64 void cpu68k_map_all_ram(int start_addr, int end_addr, void *ptr, int is_sub)
\r
66 unsigned long *r8map, *r16map, *w8map, *w16map;
\r
67 unsigned long addr = (unsigned long)ptr;
\r
68 int shift = M68K_MEM_SHIFT;
\r
72 r8map = m68k_read8_map;
\r
73 r16map = m68k_read16_map;
\r
74 w8map = m68k_write8_map;
\r
75 w16map = m68k_write16_map;
\r
77 r8map = s68k_read8_map;
\r
78 r16map = s68k_read16_map;
\r
79 w8map = s68k_write8_map;
\r
80 w16map = s68k_write16_map;
\r
85 for (i = start_addr >> shift; i <= end_addr >> shift; i++)
\r
86 r8map[i] = r16map[i] = w8map[i] = w16map[i] = addr;
\r
89 static u32 m68k_unmapped_read8(u32 a)
\r
91 elprintf(EL_UIO, "m68k unmapped r8 [%06x] @%06x", a, SekPc);
\r
92 return 0; // assume pulldown, as if MegaCD2 was attached
\r
95 static u32 m68k_unmapped_read16(u32 a)
\r
97 elprintf(EL_UIO, "m68k unmapped r16 [%06x] @%06x", a, SekPc);
\r
101 static void m68k_unmapped_write8(u32 a, u32 d)
\r
103 elprintf(EL_UIO, "m68k unmapped w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
\r
106 static void m68k_unmapped_write16(u32 a, u32 d)
\r
108 elprintf(EL_UIO, "m68k unmapped w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
\r
111 void m68k_map_unmap(int start_addr, int end_addr)
\r
113 unsigned long addr;
\r
114 int shift = M68K_MEM_SHIFT;
\r
117 addr = (unsigned long)m68k_unmapped_read8;
\r
118 for (i = start_addr >> shift; i <= end_addr >> shift; i++)
\r
119 m68k_read8_map[i] = (addr >> 1) | (1 << 31);
\r
121 addr = (unsigned long)m68k_unmapped_read16;
\r
122 for (i = start_addr >> shift; i <= end_addr >> shift; i++)
\r
123 m68k_read16_map[i] = (addr >> 1) | (1 << 31);
\r
125 addr = (unsigned long)m68k_unmapped_write8;
\r
126 for (i = start_addr >> shift; i <= end_addr >> shift; i++)
\r
127 m68k_write8_map[i] = (addr >> 1) | (1 << 31);
\r
129 addr = (unsigned long)m68k_unmapped_write16;
\r
130 for (i = start_addr >> shift; i <= end_addr >> shift; i++)
\r
131 m68k_write16_map[i] = (addr >> 1) | (1 << 31);
\r
134 MAKE_68K_READ8(m68k_read8, m68k_read8_map)
\r
135 MAKE_68K_READ16(m68k_read16, m68k_read16_map)
\r
136 MAKE_68K_READ32(m68k_read32, m68k_read16_map)
\r
137 MAKE_68K_WRITE8(m68k_write8, m68k_write8_map)
\r
138 MAKE_68K_WRITE16(m68k_write16, m68k_write16_map)
\r
139 MAKE_68K_WRITE32(m68k_write32, m68k_write16_map)
\r
141 // -----------------------------------------------------------------
\r
143 static u32 ym2612_read_local_68k(void);
\r
144 static int ym2612_write_local(u32 a, u32 d, int is_from_z80);
\r
145 static void z80_mem_setup(void);
\r
148 #ifdef EMU_CORE_DEBUG
\r
149 u32 lastread_a, lastread_d[16]={0,}, lastwrite_cyc_d[16]={0,}, lastwrite_mus_d[16]={0,};
\r
150 int lrp_cyc=0, lrp_mus=0, lwp_cyc=0, lwp_mus=0;
\r
151 extern unsigned int ppop;
\r
155 void log_io(unsigned int addr, int bits, int rw);
\r
156 #elif defined(_MSC_VER)
\r
159 #define log_io(...)
\r
162 #if defined(EMU_C68K)
\r
163 void cyclone_crashed(u32 pc, struct Cyclone *context)
\r
165 elprintf(EL_STATUS|EL_ANOMALY, "%c68k crash detected @ %06x\n",
\r
166 context == &PicoCpuCM68k ? 'm' : 's', pc);
\r
167 context->membase = (u32)Pico.rom;
\r
168 context->pc = (u32)Pico.rom + Pico.romsize;
\r
172 // -----------------------------------------------------------------
\r
175 static int PadRead(int i)
\r
177 int pad,value,data_reg;
\r
178 pad=~PicoPadInt[i]; // Get inverse of pad MXYZ SACB RLDU
\r
179 data_reg=Pico.ioports[i+1];
\r
181 // orr the bits, which are set as output
\r
182 value = data_reg&(Pico.ioports[i+4]|0x80);
\r
184 if (PicoOpt & POPT_6BTN_PAD)
\r
186 int phase = Pico.m.padTHPhase[i];
\r
188 if(phase == 2 && !(data_reg&0x40)) { // TH
\r
189 value|=(pad&0xc0)>>2; // ?0SA 0000
\r
191 } else if(phase == 3) {
\r
193 value|=(pad&0x30)|((pad>>8)&0xf); // ?1CB MXYZ
\r
195 value|=((pad&0xc0)>>2)|0x0f; // ?0SA 1111
\r
200 if(data_reg&0x40) // TH
\r
201 value|=(pad&0x3f); // ?1CB RLDU
\r
202 else value|=((pad&0xc0)>>2)|(pad&3); // ?0SA 00DU
\r
204 return value; // will mirror later
\r
207 static u32 io_ports_read(u32 a)
\r
212 case 0: d = Pico.m.hardware; break; // Hardware value (Version register)
\r
213 case 1: d = PadRead(0); break;
\r
214 case 2: d = PadRead(1); break;
\r
215 default: d = Pico.ioports[a]; break; // IO ports can be used as RAM
\r
220 static void NOINLINE io_ports_write(u32 a, u32 d)
\r
224 // 6 button gamepad: if TH went from 0 to 1, gamepad changes state
\r
225 if (1 <= a && a <= 2 && (PicoOpt & POPT_6BTN_PAD))
\r
227 Pico.m.padDelay[a - 1] = 0;
\r
228 if (!(Pico.ioports[a] & 0x40) && (d & 0x40))
\r
229 Pico.m.padTHPhase[a - 1]++;
\r
232 // certain IO ports can be used as RAM
\r
233 Pico.ioports[a] = d;
\r
236 static void NOINLINE ctl_write_z80busreq(u32 d)
\r
239 elprintf(EL_BUSREQ, "set_zrun: %i->%i [%i] @%06x", Pico.m.z80Run, d, SekCyclesDone(), SekPc);
\r
240 if (d ^ Pico.m.z80Run)
\r
244 z80_cycle_cnt = cycles_68k_to_z80(SekCyclesDone());
\r
248 z80stopCycle = SekCyclesDone();
\r
249 if ((PicoOpt&POPT_EN_Z80) && !Pico.m.z80_reset)
\r
250 PicoSyncZ80(z80stopCycle);
\r
256 static void NOINLINE ctl_write_z80reset(u32 d)
\r
259 elprintf(EL_BUSREQ, "set_zreset: %i->%i [%i] @%06x", Pico.m.z80_reset, d, SekCyclesDone(), SekPc);
\r
260 if (d ^ Pico.m.z80_reset)
\r
264 if ((PicoOpt&POPT_EN_Z80) && Pico.m.z80Run)
\r
265 PicoSyncZ80(SekCyclesDone());
\r
271 z80_cycle_cnt = cycles_68k_to_z80(SekCyclesDone());
\r
274 Pico.m.z80_reset = d;
\r
278 // -----------------------------------------------------------------
\r
280 // cart (save) RAM area (usually 0x200000 - ...)
\r
281 static u32 PicoRead8_sram(u32 a)
\r
284 if (SRam.start <= a && a <= SRam.end && (Pico.m.sram_reg & SRR_MAPPED))
\r
286 if (SRam.flags & SRF_EEPROM) {
\r
291 d = *(u8 *)(SRam.data - SRam.start + a);
\r
292 elprintf(EL_SRAMIO, "sram r8 [%06x] %02x @ %06x", a, d, SekPc);
\r
296 // XXX: this is banking unfriendly
\r
297 if (a < Pico.romsize)
\r
298 return Pico.rom[a ^ 1];
\r
300 return m68k_unmapped_read8(a);
\r
303 static u32 PicoRead16_sram(u32 a)
\r
306 if (SRam.end >= a && a >= SRam.start && (Pico.m.sram_reg & SRR_MAPPED))
\r
308 if (SRam.flags & SRF_EEPROM)
\r
311 u8 *pm = (u8 *)(SRam.data - SRam.start + a);
\r
315 elprintf(EL_SRAMIO, "sram r16 [%06x] %04x @ %06x", a, d, SekPc);
\r
319 if (a < Pico.romsize)
\r
320 return *(u16 *)(Pico.rom + a);
\r
322 return m68k_unmapped_read16(a);
\r
325 static void PicoWrite8_sram(u32 a, u32 d)
\r
327 if (a > SRam.end || a < SRam.start || !(Pico.m.sram_reg & SRR_MAPPED)) {
\r
328 m68k_unmapped_write8(a, d);
\r
332 elprintf(EL_SRAMIO, "sram w8 [%06x] %02x @ %06x", a, d & 0xff, SekPc);
\r
333 if (SRam.flags & SRF_EEPROM)
\r
335 EEPROM_write8(a, d);
\r
338 u8 *pm = (u8 *)(SRam.data - SRam.start + a);
\r
339 if (*pm != (u8)d) {
\r
346 static void PicoWrite16_sram(u32 a, u32 d)
\r
348 if (a > SRam.end || a < SRam.start || !(Pico.m.sram_reg & SRR_MAPPED)) {
\r
349 m68k_unmapped_write16(a, d);
\r
353 elprintf(EL_SRAMIO, "sram w16 [%06x] %04x @ %06x", a, d & 0xffff, SekPc);
\r
354 if (SRam.flags & SRF_EEPROM)
\r
359 // XXX: hardware could easily use MSB too..
\r
360 u8 *pm = (u8 *)(SRam.data - SRam.start + a);
\r
361 if (*pm != (u8)d) {
\r
368 // z80 area (0xa00000 - 0xa0ffff)
\r
369 // TODO: verify mirrors VDP and bank reg (bank area mirroring verified)
\r
370 static u32 PicoRead8_z80(u32 a)
\r
373 if ((Pico.m.z80Run & 1) || Pico.m.z80_reset) {
\r
374 elprintf(EL_ANOMALY, "68k z80 read with no bus! [%06x] @ %06x", a, SekPc);
\r
375 // open bus. Pulled down if MegaCD2 is attached.
\r
379 if ((a & 0x4000) == 0x0000)
\r
380 d = Pico.zram[a & 0x1fff];
\r
381 else if ((a & 0x6000) == 0x4000) // 0x4000-0x5fff
\r
382 d = ym2612_read_local_68k();
\r
384 elprintf(EL_UIO|EL_ANOMALY, "68k bad read [%06x] @%06x", a, SekPc);
\r
388 static u32 PicoRead16_z80(u32 a)
\r
390 u32 d = PicoRead8_z80(a);
\r
391 return d | (d << 8);
\r
394 static void PicoWrite8_z80(u32 a, u32 d)
\r
396 if ((Pico.m.z80Run & 1) || Pico.m.z80_reset) {
\r
397 // verified on real hw
\r
398 elprintf(EL_ANOMALY, "68k z80 write with no bus or reset! [%06x] %02x @ %06x", a, d&0xff, SekPc);
\r
402 if ((a & 0x4000) == 0x0000) { // z80 RAM
\r
403 SekCyclesBurn(2); // hack
\r
404 Pico.zram[a & 0x1fff] = (u8)d;
\r
407 if ((a & 0x6000) == 0x4000) { // FM Sound
\r
408 if (PicoOpt & POPT_EN_FM)
\r
409 emustatus |= ym2612_write_local(a&3, d&0xff, 0)&1;
\r
412 // TODO: probably other VDP access too? Maybe more mirrors?
\r
413 if ((a & 0x7ff9) == 0x7f11) { // PSG Sound
\r
414 if (PicoOpt & POPT_EN_PSG)
\r
418 #if !defined(_ASM_MEMORY_C) || defined(_ASM_MEMORY_C_AMIPS)
\r
419 if ((a & 0x7f00) == 0x6000) // Z80 BANK register
\r
421 Pico.m.z80_bank68k >>= 1;
\r
422 Pico.m.z80_bank68k |= d << 8;
\r
423 Pico.m.z80_bank68k &= 0x1ff; // 9 bits and filled in the new top one
\r
424 elprintf(EL_Z80BNK, "z80 bank=%06x", Pico.m.z80_bank68k << 15);
\r
428 elprintf(EL_UIO|EL_ANOMALY, "68k bad write [%06x] %02x @ %06x", a, d&0xff, SekPc);
\r
431 static void PicoWrite16_z80(u32 a, u32 d)
\r
433 // for RAM, only most significant byte is sent
\r
434 // TODO: verify remaining accesses
\r
435 PicoWrite8_z80(a, d >> 8);
\r
438 // IO/control area (0xa10000 - 0xa1ffff)
\r
439 u32 PicoRead8_io(u32 a)
\r
443 if ((a & 0xffe0) == 0x0000) { // I/O ports
\r
444 d = io_ports_read(a);
\r
448 // faking open bus (MegaCD pulldowns don't work here curiously)
\r
449 d = Pico.m.rotate++;
\r
452 if ((a & 0xfc00) == 0x1000) {
\r
453 // bit8 seems to be readable in this range
\r
457 if ((a & 0xff01) == 0x1100) { // z80 busreq (verified)
\r
458 d |= (Pico.m.z80Run | Pico.m.z80_reset) & 1;
\r
459 elprintf(EL_BUSREQ, "get_zrun: %02x [%i] @%06x", d, SekCyclesDone(), SekPc);
\r
464 if (!(PicoOpt & POPT_DIS_32X)) {
\r
465 d = PicoRead8_32x(a);
\r
469 d = m68k_unmapped_read8(a);
\r
474 u32 PicoRead16_io(u32 a)
\r
478 if ((a & 0xffe0) == 0x0000) { // I/O ports
\r
479 d = io_ports_read(a);
\r
485 d = (Pico.m.rotate += 0x41);
\r
486 d ^= (d << 5) ^ (d << 8);
\r
488 // bit8 seems to be readable in this range
\r
489 if ((a & 0xfc00) == 0x1000) {
\r
492 if ((a & 0xff00) == 0x1100) { // z80 busreq
\r
493 d |= ((Pico.m.z80Run | Pico.m.z80_reset) & 1) << 8;
\r
494 elprintf(EL_BUSREQ, "get_zrun: %04x [%i] @%06x", d, SekCyclesDone(), SekPc);
\r
499 if (!(PicoOpt & POPT_DIS_32X)) {
\r
500 d = PicoRead16_32x(a);
\r
504 d = m68k_unmapped_read16(a);
\r
509 void PicoWrite8_io(u32 a, u32 d)
\r
511 if ((a & 0xffe1) == 0x0001) { // I/O ports (verified: only LSB!)
\r
512 io_ports_write(a, d);
\r
515 if ((a & 0xff01) == 0x1100) { // z80 busreq
\r
516 ctl_write_z80busreq(d);
\r
519 if ((a & 0xff01) == 0x1200) { // z80 reset
\r
520 ctl_write_z80reset(d);
\r
523 if (a == 0xa130f1) { // sram access register
\r
524 elprintf(EL_SRAMIO, "sram reg=%02x", d);
\r
525 Pico.m.sram_reg &= ~(SRR_MAPPED|SRR_READONLY);
\r
526 Pico.m.sram_reg |= (u8)(d & 3);
\r
529 if (!(PicoOpt & POPT_DIS_32X)) {
\r
530 PicoWrite8_32x(a, d);
\r
534 m68k_unmapped_write8(a, d);
\r
537 void PicoWrite16_io(u32 a, u32 d)
\r
539 if ((a & 0xffe0) == 0x0000) { // I/O ports (verified: only LSB!)
\r
540 io_ports_write(a, d);
\r
543 if ((a & 0xff00) == 0x1100) { // z80 busreq
\r
544 ctl_write_z80busreq(d >> 8);
\r
547 if ((a & 0xff00) == 0x1200) { // z80 reset
\r
548 ctl_write_z80reset(d >> 8);
\r
551 if (a == 0xa130f0) { // sram access register
\r
552 elprintf(EL_SRAMIO, "sram reg=%02x", d);
\r
553 Pico.m.sram_reg &= ~(SRR_MAPPED|SRR_READONLY);
\r
554 Pico.m.sram_reg |= (u8)(d & 3);
\r
557 if (!(PicoOpt & POPT_DIS_32X)) {
\r
558 PicoWrite16_32x(a, d);
\r
561 m68k_unmapped_write16(a, d);
\r
564 // VDP area (0xc00000 - 0xdfffff)
\r
565 // TODO: verify if lower byte goes to PSG on word writes
\r
566 static u32 PicoRead8_vdp(u32 a)
\r
568 if ((a & 0x00e0) == 0x0000)
\r
569 return PicoVideoRead8(a);
\r
571 elprintf(EL_UIO|EL_ANOMALY, "68k bad read [%06x] @%06x", a, SekPc);
\r
575 static u32 PicoRead16_vdp(u32 a)
\r
577 if ((a & 0x00e0) == 0x0000)
\r
578 return PicoVideoRead(a);
\r
580 elprintf(EL_UIO|EL_ANOMALY, "68k bad read [%06x] @%06x", a, SekPc);
\r
584 static void PicoWrite8_vdp(u32 a, u32 d)
\r
586 if ((a & 0x00f9) == 0x0011) { // PSG Sound
\r
587 if (PicoOpt & POPT_EN_PSG)
\r
591 if ((a & 0x00e0) == 0x0000) {
\r
593 PicoVideoWrite(a, d | (d << 8));
\r
597 elprintf(EL_UIO|EL_ANOMALY, "68k bad write [%06x] %02x @%06x", a, d & 0xff, SekPc);
\r
600 static void PicoWrite16_vdp(u32 a, u32 d)
\r
602 if ((a & 0x00f9) == 0x0010) { // PSG Sound
\r
603 if (PicoOpt & POPT_EN_PSG)
\r
607 if ((a & 0x00e0) == 0x0000) {
\r
608 PicoVideoWrite(a, d);
\r
612 elprintf(EL_UIO|EL_ANOMALY, "68k bad write [%06x] %04x @%06x", a, d & 0xffff, SekPc);
\r
615 // -----------------------------------------------------------------
\r
618 static void m68k_mem_setup(void);
\r
621 PICO_INTERNAL void PicoMemSetup(void)
\r
625 // setup the memory map
\r
626 cpu68k_map_set(m68k_read8_map, 0x000000, 0xffffff, m68k_unmapped_read8, 1);
\r
627 cpu68k_map_set(m68k_read16_map, 0x000000, 0xffffff, m68k_unmapped_read16, 1);
\r
628 cpu68k_map_set(m68k_write8_map, 0x000000, 0xffffff, m68k_unmapped_write8, 1);
\r
629 cpu68k_map_set(m68k_write16_map, 0x000000, 0xffffff, m68k_unmapped_write16, 1);
\r
632 // align to bank size. We know ROM loader allocated enough for this
\r
633 mask = (1 << M68K_MEM_SHIFT) - 1;
\r
634 rs = (Pico.romsize + mask) & ~mask;
\r
635 cpu68k_map_set(m68k_read8_map, 0x000000, rs - 1, Pico.rom, 0);
\r
636 cpu68k_map_set(m68k_read16_map, 0x000000, rs - 1, Pico.rom, 0);
\r
638 // Common case of on-cart (save) RAM, usually at 0x200000-...
\r
639 if ((SRam.flags & SRF_ENABLED) && SRam.data != NULL) {
\r
640 rs = SRam.end - SRam.start;
\r
641 rs = (rs + mask) & ~mask;
\r
642 if (SRam.start + rs >= 0x1000000)
\r
643 rs = 0x1000000 - SRam.start;
\r
644 cpu68k_map_set(m68k_read8_map, SRam.start, SRam.start + rs - 1, PicoRead8_sram, 1);
\r
645 cpu68k_map_set(m68k_read16_map, SRam.start, SRam.start + rs - 1, PicoRead16_sram, 1);
\r
646 cpu68k_map_set(m68k_write8_map, SRam.start, SRam.start + rs - 1, PicoWrite8_sram, 1);
\r
647 cpu68k_map_set(m68k_write16_map, SRam.start, SRam.start + rs - 1, PicoWrite16_sram, 1);
\r
651 cpu68k_map_set(m68k_read8_map, 0xa00000, 0xa0ffff, PicoRead8_z80, 1);
\r
652 cpu68k_map_set(m68k_read16_map, 0xa00000, 0xa0ffff, PicoRead16_z80, 1);
\r
653 cpu68k_map_set(m68k_write8_map, 0xa00000, 0xa0ffff, PicoWrite8_z80, 1);
\r
654 cpu68k_map_set(m68k_write16_map, 0xa00000, 0xa0ffff, PicoWrite16_z80, 1);
\r
656 // IO/control region
\r
657 cpu68k_map_set(m68k_read8_map, 0xa10000, 0xa1ffff, PicoRead8_io, 1);
\r
658 cpu68k_map_set(m68k_read16_map, 0xa10000, 0xa1ffff, PicoRead16_io, 1);
\r
659 cpu68k_map_set(m68k_write8_map, 0xa10000, 0xa1ffff, PicoWrite8_io, 1);
\r
660 cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, PicoWrite16_io, 1);
\r
663 for (a = 0xc00000; a < 0xe00000; a += 0x010000) {
\r
664 if ((a & 0xe700e0) != 0xc00000)
\r
666 cpu68k_map_set(m68k_read8_map, a, a + 0xffff, PicoRead8_vdp, 1);
\r
667 cpu68k_map_set(m68k_read16_map, a, a + 0xffff, PicoRead16_vdp, 1);
\r
668 cpu68k_map_set(m68k_write8_map, a, a + 0xffff, PicoWrite8_vdp, 1);
\r
669 cpu68k_map_set(m68k_write16_map, a, a + 0xffff, PicoWrite16_vdp, 1);
\r
672 // RAM and it's mirrors
\r
673 for (a = 0xe00000; a < 0x1000000; a += 0x010000) {
\r
674 cpu68k_map_set(m68k_read8_map, a, a + 0xffff, Pico.ram, 0);
\r
675 cpu68k_map_set(m68k_read16_map, a, a + 0xffff, Pico.ram, 0);
\r
676 cpu68k_map_set(m68k_write8_map, a, a + 0xffff, Pico.ram, 0);
\r
677 cpu68k_map_set(m68k_write16_map, a, a + 0xffff, Pico.ram, 0);
\r
680 // Setup memory callbacks:
\r
682 PicoCpuCM68k.read8 = (void *)m68k_read8_map;
\r
683 PicoCpuCM68k.read16 = (void *)m68k_read16_map;
\r
684 PicoCpuCM68k.read32 = (void *)m68k_read16_map;
\r
685 PicoCpuCM68k.write8 = (void *)m68k_write8_map;
\r
686 PicoCpuCM68k.write16 = (void *)m68k_write16_map;
\r
687 PicoCpuCM68k.write32 = (void *)m68k_write16_map;
\r
688 PicoCpuCM68k.checkpc = NULL; /* unused */
\r
689 PicoCpuCM68k.fetch8 = NULL;
\r
690 PicoCpuCM68k.fetch16 = NULL;
\r
691 PicoCpuCM68k.fetch32 = NULL;
\r
694 PicoCpuFM68k.read_byte = m68k_read8;
\r
695 PicoCpuFM68k.read_word = m68k_read16;
\r
696 PicoCpuFM68k.read_long = m68k_read32;
\r
697 PicoCpuFM68k.write_byte = m68k_write8;
\r
698 PicoCpuFM68k.write_word = m68k_write16;
\r
699 PicoCpuFM68k.write_long = m68k_write32;
\r
701 // setup FAME fetchmap
\r
704 // by default, point everything to first 64k of ROM
\r
705 for (i = 0; i < M68K_FETCHBANK1; i++)
\r
706 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom - (i<<(24-FAMEC_FETCHBITS));
\r
708 for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < Pico.romsize; i++)
\r
709 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom;
\r
711 for (i = M68K_FETCHBANK1*14/16; i < M68K_FETCHBANK1; i++)
\r
712 PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.ram - (i<<(24-FAMEC_FETCHBITS));
\r
723 unsigned int (*pm68k_read_memory_8) (unsigned int address) = NULL;
\r
724 unsigned int (*pm68k_read_memory_16)(unsigned int address) = NULL;
\r
725 unsigned int (*pm68k_read_memory_32)(unsigned int address) = NULL;
\r
726 void (*pm68k_write_memory_8) (unsigned int address, unsigned char value) = NULL;
\r
727 void (*pm68k_write_memory_16)(unsigned int address, unsigned short value) = NULL;
\r
728 void (*pm68k_write_memory_32)(unsigned int address, unsigned int value) = NULL;
\r
730 /* it appears that Musashi doesn't always mask the unused bits */
\r
731 unsigned int m68k_read_memory_8 (unsigned int address) { return pm68k_read_memory_8 (address) & 0xff; }
\r
732 unsigned int m68k_read_memory_16(unsigned int address) { return pm68k_read_memory_16(address) & 0xffff; }
\r
733 unsigned int m68k_read_memory_32(unsigned int address) { return pm68k_read_memory_32(address); }
\r
734 void m68k_write_memory_8 (unsigned int address, unsigned int value) { pm68k_write_memory_8 (address, (u8)value); }
\r
735 void m68k_write_memory_16(unsigned int address, unsigned int value) { pm68k_write_memory_16(address,(u16)value); }
\r
736 void m68k_write_memory_32(unsigned int address, unsigned int value) { pm68k_write_memory_32(address, value); }
\r
738 static void m68k_mem_setup(void)
\r
740 pm68k_read_memory_8 = m68k_read8;
\r
741 pm68k_read_memory_16 = m68k_read16;
\r
742 pm68k_read_memory_32 = m68k_read32;
\r
743 pm68k_write_memory_8 = m68k_write8;
\r
744 pm68k_write_memory_16 = m68k_write16;
\r
745 pm68k_write_memory_32 = m68k_write32;
\r
750 // -----------------------------------------------------------------
\r
752 static int get_scanline(int is_from_z80)
\r
755 int cycles = z80_cyclesDone();
\r
756 while (cycles - z80_scanline_cycles >= 228)
\r
757 z80_scanline++, z80_scanline_cycles += 228;
\r
758 return z80_scanline;
\r
761 return Pico.m.scanline;
\r
764 /* probably should not be in this file, but it's near related code here */
\r
765 void ym2612_sync_timers(int z80_cycles, int mode_old, int mode_new)
\r
767 int xcycles = z80_cycles << 8;
\r
769 /* check for overflows */
\r
770 if ((mode_old & 4) && xcycles > timer_a_next_oflow)
\r
771 ym2612.OPN.ST.status |= 1;
\r
773 if ((mode_old & 8) && xcycles > timer_b_next_oflow)
\r
774 ym2612.OPN.ST.status |= 2;
\r
776 /* update timer a */
\r
778 while (xcycles > timer_a_next_oflow)
\r
779 timer_a_next_oflow += timer_a_step;
\r
781 if ((mode_old ^ mode_new) & 1) // turning on/off
\r
784 timer_a_next_oflow = TIMER_NO_OFLOW;
\r
786 timer_a_next_oflow = xcycles + timer_a_step;
\r
789 elprintf(EL_YMTIMER, "timer a upd to %i @ %i", timer_a_next_oflow>>8, z80_cycles);
\r
791 /* update timer b */
\r
793 while (xcycles > timer_b_next_oflow)
\r
794 timer_b_next_oflow += timer_b_step;
\r
796 if ((mode_old ^ mode_new) & 2)
\r
799 timer_b_next_oflow = TIMER_NO_OFLOW;
\r
801 timer_b_next_oflow = xcycles + timer_b_step;
\r
804 elprintf(EL_YMTIMER, "timer b upd to %i @ %i", timer_b_next_oflow>>8, z80_cycles);
\r
807 // ym2612 DAC and timer I/O handlers for z80
\r
808 static int ym2612_write_local(u32 a, u32 d, int is_from_z80)
\r
813 if (a == 1 && ym2612.OPN.ST.address == 0x2a) /* DAC data */
\r
815 int scanline = get_scanline(is_from_z80);
\r
816 //elprintf(EL_STATUS, "%03i -> %03i dac w %08x z80 %i", PsndDacLine, scanline, d, is_from_z80);
\r
817 ym2612.dacout = ((int)d - 0x80) << 6;
\r
818 if (PsndOut && ym2612.dacen && scanline >= PsndDacLine)
\r
819 PsndDoDAC(scanline);
\r
825 case 0: /* address port 0 */
\r
826 ym2612.OPN.ST.address = d;
\r
827 ym2612.addr_A1 = 0;
\r
829 if (PicoOpt & POPT_EXT_FM) YM2612Write_940(a, d, -1);
\r
833 case 1: /* data port 0 */
\r
834 if (ym2612.addr_A1 != 0)
\r
837 addr = ym2612.OPN.ST.address;
\r
838 ym2612.REGS[addr] = d;
\r
842 case 0x24: // timer A High 8
\r
843 case 0x25: { // timer A Low 2
\r
844 int TAnew = (addr == 0x24) ? ((ym2612.OPN.ST.TA & 0x03)|(((int)d)<<2))
\r
845 : ((ym2612.OPN.ST.TA & 0x3fc)|(d&3));
\r
846 if (ym2612.OPN.ST.TA != TAnew)
\r
848 //elprintf(EL_STATUS, "timer a set %i", TAnew);
\r
849 ym2612.OPN.ST.TA = TAnew;
\r
850 //ym2612.OPN.ST.TAC = (1024-TAnew)*18;
\r
851 //ym2612.OPN.ST.TAT = 0;
\r
852 timer_a_step = TIMER_A_TICK_ZCYCLES * (1024 - TAnew);
\r
853 if (ym2612.OPN.ST.mode & 1) {
\r
854 // this is not right, should really be done on overflow only
\r
855 int cycles = is_from_z80 ? z80_cyclesDone() : cycles_68k_to_z80(SekCyclesDone());
\r
856 timer_a_next_oflow = (cycles << 8) + timer_a_step;
\r
858 elprintf(EL_YMTIMER, "timer a set to %i, %i", 1024 - TAnew, timer_a_next_oflow>>8);
\r
862 case 0x26: // timer B
\r
863 if (ym2612.OPN.ST.TB != d) {
\r
864 //elprintf(EL_STATUS, "timer b set %i", d);
\r
865 ym2612.OPN.ST.TB = d;
\r
866 //ym2612.OPN.ST.TBC = (256-d) * 288;
\r
867 //ym2612.OPN.ST.TBT = 0;
\r
868 timer_b_step = TIMER_B_TICK_ZCYCLES * (256 - d); // 262800
\r
869 if (ym2612.OPN.ST.mode & 2) {
\r
870 int cycles = is_from_z80 ? z80_cyclesDone() : cycles_68k_to_z80(SekCyclesDone());
\r
871 timer_b_next_oflow = (cycles << 8) + timer_b_step;
\r
873 elprintf(EL_YMTIMER, "timer b set to %i, %i", 256 - d, timer_b_next_oflow>>8);
\r
876 case 0x27: { /* mode, timer control */
\r
877 int old_mode = ym2612.OPN.ST.mode;
\r
878 int cycles = is_from_z80 ? z80_cyclesDone() : cycles_68k_to_z80(SekCyclesDone());
\r
879 ym2612.OPN.ST.mode = d;
\r
881 elprintf(EL_YMTIMER, "st mode %02x", d);
\r
882 ym2612_sync_timers(cycles, old_mode, d);
\r
884 /* reset Timer a flag */
\r
886 ym2612.OPN.ST.status &= ~1;
\r
888 /* reset Timer b flag */
\r
890 ym2612.OPN.ST.status &= ~2;
\r
892 if ((d ^ old_mode) & 0xc0) {
\r
894 if (PicoOpt & POPT_EXT_FM) return YM2612Write_940(a, d, get_scanline(is_from_z80));
\r
900 case 0x2b: { /* DAC Sel (YM2612) */
\r
901 int scanline = get_scanline(is_from_z80);
\r
902 ym2612.dacen = d & 0x80;
\r
903 if (d & 0x80) PsndDacLine = scanline;
\r
905 if (PicoOpt & POPT_EXT_FM) YM2612Write_940(a, d, scanline);
\r
912 case 2: /* address port 1 */
\r
913 ym2612.OPN.ST.address = d;
\r
914 ym2612.addr_A1 = 1;
\r
916 if (PicoOpt & POPT_EXT_FM) YM2612Write_940(a, d, -1);
\r
920 case 3: /* data port 1 */
\r
921 if (ym2612.addr_A1 != 1)
\r
924 addr = ym2612.OPN.ST.address | 0x100;
\r
925 ym2612.REGS[addr] = d;
\r
930 if (PicoOpt & POPT_EXT_FM)
\r
931 return YM2612Write_940(a, d, get_scanline(is_from_z80));
\r
933 return YM2612Write_(a, d);
\r
937 #define ym2612_read_local() \
\r
938 if (xcycles >= timer_a_next_oflow) \
\r
939 ym2612.OPN.ST.status |= (ym2612.OPN.ST.mode >> 2) & 1; \
\r
940 if (xcycles >= timer_b_next_oflow) \
\r
941 ym2612.OPN.ST.status |= (ym2612.OPN.ST.mode >> 2) & 2
\r
943 static u32 MEMH_FUNC ym2612_read_local_z80(void)
\r
945 int xcycles = z80_cyclesDone() << 8;
\r
947 ym2612_read_local();
\r
949 elprintf(EL_YMTIMER, "timer z80 read %i, sched %i, %i @ %i|%i", ym2612.OPN.ST.status,
\r
950 timer_a_next_oflow>>8, timer_b_next_oflow>>8, xcycles >> 8, (xcycles >> 8) / 228);
\r
951 return ym2612.OPN.ST.status;
\r
954 static u32 ym2612_read_local_68k(void)
\r
956 int xcycles = cycles_68k_to_z80(SekCyclesDone()) << 8;
\r
958 ym2612_read_local();
\r
960 elprintf(EL_YMTIMER, "timer 68k read %i, sched %i, %i @ %i|%i", ym2612.OPN.ST.status,
\r
961 timer_a_next_oflow>>8, timer_b_next_oflow>>8, xcycles >> 8, (xcycles >> 8) / 228);
\r
962 return ym2612.OPN.ST.status;
\r
965 void ym2612_pack_state(void)
\r
967 // timers are saved as tick counts, in 16.16 int format
\r
968 int tac, tat = 0, tbc, tbt = 0;
\r
969 tac = 1024 - ym2612.OPN.ST.TA;
\r
970 tbc = 256 - ym2612.OPN.ST.TB;
\r
971 if (timer_a_next_oflow != TIMER_NO_OFLOW)
\r
972 tat = (int)((double)(timer_a_step - timer_a_next_oflow) / (double)timer_a_step * tac * 65536);
\r
973 if (timer_b_next_oflow != TIMER_NO_OFLOW)
\r
974 tbt = (int)((double)(timer_b_step - timer_b_next_oflow) / (double)timer_b_step * tbc * 65536);
\r
975 elprintf(EL_YMTIMER, "save: timer a %i/%i", tat >> 16, tac);
\r
976 elprintf(EL_YMTIMER, "save: timer b %i/%i", tbt >> 16, tbc);
\r
979 if (PicoOpt & POPT_EXT_FM)
\r
980 YM2612PicoStateSave2_940(tat, tbt);
\r
983 YM2612PicoStateSave2(tat, tbt);
\r
986 void ym2612_unpack_state(void)
\r
988 int i, ret, tac, tat, tbc, tbt;
\r
989 YM2612PicoStateLoad();
\r
991 // feed all the registers and update internal state
\r
992 for (i = 0x20; i < 0xA0; i++) {
\r
993 ym2612_write_local(0, i, 0);
\r
994 ym2612_write_local(1, ym2612.REGS[i], 0);
\r
996 for (i = 0x30; i < 0xA0; i++) {
\r
997 ym2612_write_local(2, i, 0);
\r
998 ym2612_write_local(3, ym2612.REGS[i|0x100], 0);
\r
1000 for (i = 0xAF; i >= 0xA0; i--) { // must apply backwards
\r
1001 ym2612_write_local(2, i, 0);
\r
1002 ym2612_write_local(3, ym2612.REGS[i|0x100], 0);
\r
1003 ym2612_write_local(0, i, 0);
\r
1004 ym2612_write_local(1, ym2612.REGS[i], 0);
\r
1006 for (i = 0xB0; i < 0xB8; i++) {
\r
1007 ym2612_write_local(0, i, 0);
\r
1008 ym2612_write_local(1, ym2612.REGS[i], 0);
\r
1009 ym2612_write_local(2, i, 0);
\r
1010 ym2612_write_local(3, ym2612.REGS[i|0x100], 0);
\r
1014 if (PicoOpt & POPT_EXT_FM)
\r
1015 ret = YM2612PicoStateLoad2_940(&tat, &tbt);
\r
1018 ret = YM2612PicoStateLoad2(&tat, &tbt);
\r
1020 elprintf(EL_STATUS, "old ym2612 state");
\r
1021 return; // no saved timers
\r
1024 tac = (1024 - ym2612.OPN.ST.TA) << 16;
\r
1025 tbc = (256 - ym2612.OPN.ST.TB) << 16;
\r
1026 if (ym2612.OPN.ST.mode & 1)
\r
1027 timer_a_next_oflow = (int)((double)(tac - tat) / (double)tac * timer_a_step);
\r
1029 timer_a_next_oflow = TIMER_NO_OFLOW;
\r
1030 if (ym2612.OPN.ST.mode & 2)
\r
1031 timer_b_next_oflow = (int)((double)(tbc - tbt) / (double)tbc * timer_b_step);
\r
1033 timer_b_next_oflow = TIMER_NO_OFLOW;
\r
1034 elprintf(EL_YMTIMER, "load: %i/%i, timer_a_next_oflow %i", tat>>16, tac>>16, timer_a_next_oflow >> 8);
\r
1035 elprintf(EL_YMTIMER, "load: %i/%i, timer_b_next_oflow %i", tbt>>16, tbc>>16, timer_b_next_oflow >> 8);
\r
1038 // -----------------------------------------------------------------
\r
1039 // z80 memhandlers
\r
1041 static unsigned char MEMH_FUNC z80_md_vdp_read(unsigned short a)
\r
1044 elprintf(EL_ANOMALY, "z80 invalid r8 [%06x] %02x", a, 0xff);
\r
1048 static unsigned char MEMH_FUNC z80_md_bank_read(unsigned short a)
\r
1050 unsigned int addr68k;
\r
1051 unsigned char ret;
\r
1053 addr68k = Pico.m.z80_bank68k<<15;
\r
1054 addr68k += a & 0x7fff;
\r
1056 ret = m68k_read8(addr68k);
\r
1058 elprintf(EL_Z80BNK, "z80->68k r8 [%06x] %02x", addr68k, ret);
\r
1062 static void MEMH_FUNC z80_md_ym2612_write(unsigned int a, unsigned char data)
\r
1064 if (PicoOpt & POPT_EN_FM)
\r
1065 emustatus |= ym2612_write_local(a, data, 1) & 1;
\r
1068 static void MEMH_FUNC z80_md_vdp_br_write(unsigned int a, unsigned char data)
\r
1070 // TODO: allow full VDP access
\r
1071 if ((a&0xfff9) == 0x7f11) // 7f11 7f13 7f15 7f17
\r
1073 if (PicoOpt & POPT_EN_PSG)
\r
1074 SN76496Write(data);
\r
1078 if ((a>>8) == 0x60)
\r
1080 Pico.m.z80_bank68k >>= 1;
\r
1081 Pico.m.z80_bank68k |= data << 8;
\r
1082 Pico.m.z80_bank68k &= 0x1ff; // 9 bits and filled in the new top one
\r
1086 elprintf(EL_ANOMALY, "z80 invalid w8 [%06x] %02x", a, data);
\r
1089 static void MEMH_FUNC z80_md_bank_write(unsigned int a, unsigned char data)
\r
1091 unsigned int addr68k;
\r
1093 addr68k = Pico.m.z80_bank68k << 15;
\r
1094 addr68k += a & 0x7fff;
\r
1096 elprintf(EL_Z80BNK, "z80->68k w8 [%06x] %02x", addr68k, data);
\r
1097 m68k_write8(addr68k, data);
\r
1100 // -----------------------------------------------------------------
\r
1102 static unsigned char z80_md_in(unsigned short p)
\r
1104 elprintf(EL_ANOMALY, "Z80 port %04x read", p);
\r
1108 static void z80_md_out(unsigned short p, unsigned char d)
\r
1110 elprintf(EL_ANOMALY, "Z80 port %04x write %02x", p, d);
\r
1113 static void z80_mem_setup(void)
\r
1115 z80_map_set(z80_read_map, 0x0000, 0x1fff, Pico.zram, 0);
\r
1116 z80_map_set(z80_read_map, 0x2000, 0x3fff, Pico.zram, 0);
\r
1117 z80_map_set(z80_read_map, 0x4000, 0x5fff, ym2612_read_local_z80, 1);
\r
1118 z80_map_set(z80_read_map, 0x6000, 0x7fff, z80_md_vdp_read, 1);
\r
1119 z80_map_set(z80_read_map, 0x8000, 0xffff, z80_md_bank_read, 1);
\r
1121 z80_map_set(z80_write_map, 0x0000, 0x1fff, Pico.zram, 0);
\r
1122 z80_map_set(z80_write_map, 0x2000, 0x3fff, Pico.zram, 0);
\r
1123 z80_map_set(z80_write_map, 0x4000, 0x5fff, z80_md_ym2612_write, 1);
\r
1124 z80_map_set(z80_write_map, 0x6000, 0x7fff, z80_md_vdp_br_write, 1);
\r
1125 z80_map_set(z80_write_map, 0x8000, 0xffff, z80_md_bank_write, 1);
\r
1128 drZ80.z80_in = z80_md_in;
\r
1129 drZ80.z80_out = z80_md_out;
\r
1132 Cz80_Set_Fetch(&CZ80, 0x0000, 0x1fff, (UINT32)Pico.zram); // main RAM
\r
1133 Cz80_Set_Fetch(&CZ80, 0x2000, 0x3fff, (UINT32)Pico.zram); // mirror
\r
1134 Cz80_Set_INPort(&CZ80, z80_md_in);
\r
1135 Cz80_Set_OUTPort(&CZ80, z80_md_out);
\r