55b0eeea |
1 | /* |
2 | * (C) GraÅžvydas "notaz" Ignotas, 2009-2011 |
3 | * |
4 | * This work is licensed under the terms of the GNU GPLv2 or later. |
5 | * See the COPYING file in the top-level directory. |
6 | */ |
7 | |
8 | #include <stdio.h> |
9 | #include <stdlib.h> |
10 | #include <string.h> |
11 | #include <sys/types.h> |
12 | #include <sys/stat.h> |
13 | #include <fcntl.h> |
14 | #include <sys/ioctl.h> |
15 | #include <unistd.h> |
16 | #include <linux/fb.h> |
17 | #include <sys/mman.h> |
221be40d |
18 | #include <linux/soundcard.h> |
55b0eeea |
19 | |
20 | #include "common/input.h" |
221be40d |
21 | #include "gp2x/in_gp2x.h" |
55b0eeea |
22 | #include "common/menu.h" |
23 | #include "warm/warm.h" |
24 | #include "plugin_lib.h" |
221be40d |
25 | #include "pl_gun_ts.h" |
02ee7e24 |
26 | #include "blit320.h" |
faf2b2aa |
27 | #include "in_tsbutton.h" |
55b0eeea |
28 | #include "main.h" |
29 | #include "menu.h" |
30 | #include "plat.h" |
d3f3bf09 |
31 | #include "pcnt.h" |
62d7fa95 |
32 | #include "../plugins/gpulib/cspace.h" |
55b0eeea |
33 | |
221be40d |
34 | int gp2x_dev_id; |
35 | |
36 | static int fbdev = -1, memdev = -1, battdev = -1, mixerdev = -1; |
55b0eeea |
37 | static volatile unsigned short *memregs; |
38 | static volatile unsigned int *memregl; |
39 | static void *fb_vaddrs[2]; |
40 | static unsigned int fb_paddrs[2]; |
41 | static int fb_work_buf; |
02ee7e24 |
42 | static int cpu_clock_allowed, have_warm; |
0b6c6da8 |
43 | static unsigned int saved_video_regs[2][6]; |
44 | #define FB_VRAM_SIZE (320*240*2*2*2) // 2 buffers with space for 24bpp mode |
55b0eeea |
45 | |
46 | static unsigned short *psx_vram; |
47 | static unsigned int psx_vram_padds[512]; |
02ee7e24 |
48 | static int psx_step, psx_width, psx_height, psx_bpp; |
a72ac803 |
49 | static int psx_offset_x, psx_offset_y, psx_src_width, psx_src_height; |
41f55c9f |
50 | static int fb_offset_x, fb_offset_y; |
55b0eeea |
51 | |
52 | // TODO: get rid of this |
53 | struct vout_fbdev; |
54 | struct vout_fbdev *layer_fb; |
55 | int g_layer_x, g_layer_y, g_layer_w, g_layer_h; |
56 | |
57 | int omap_enable_layer(int enabled) |
58 | { |
59 | return 0; |
60 | } |
61 | |
9b4bd105 |
62 | static void caanoo_init(void); |
a72ac803 |
63 | static void *pl_vout_set_mode(int w, int h, int bpp); |
9b4bd105 |
64 | |
65 | |
55b0eeea |
66 | static void *fb_flip(void) |
67 | { |
0b6c6da8 |
68 | memregl[0x406C>>2] = memregl[0x446C>>2] = fb_paddrs[fb_work_buf]; |
55b0eeea |
69 | memregl[0x4058>>2] |= 0x10; |
0b6c6da8 |
70 | memregl[0x4458>>2] |= 0x10; |
55b0eeea |
71 | fb_work_buf ^= 1; |
72 | return fb_vaddrs[fb_work_buf]; |
73 | } |
74 | |
75 | static void pollux_changemode(int bpp, int is_bgr) |
76 | { |
77 | int code = 0, bytes = 2; |
78 | unsigned int r; |
79 | |
80 | printf("changemode: %dbpp %s\n", bpp, is_bgr ? "bgr" : "rgb"); |
81 | |
82 | memregl[0x4004>>2] = 0x00ef013f; |
83 | memregl[0x4000>>2] |= 1 << 3; |
84 | |
85 | switch (bpp) |
86 | { |
87 | case 8: |
88 | code = 0x443a; |
89 | bytes = 1; |
90 | break; |
91 | case 16: |
92 | code = is_bgr ? 0xc342 : 0x4432; |
93 | bytes = 2; |
94 | break; |
95 | case 24: |
96 | code = is_bgr ? 0xc653 : 0x4653; |
97 | bytes = 3; |
98 | break; |
99 | default: |
100 | printf("unhandled bpp request: %d\n", bpp); |
101 | return; |
102 | } |
103 | |
0b6c6da8 |
104 | // program both MLCs so that TV-out works |
105 | memregl[0x405c>>2] = memregl[0x445c>>2] = bytes; |
106 | memregl[0x4060>>2] = memregl[0x4460>>2] = 320 * bytes; |
55b0eeea |
107 | |
108 | r = memregl[0x4058>>2]; |
109 | r = (r & 0xffff) | (code << 16) | 0x10; |
110 | memregl[0x4058>>2] = r; |
0b6c6da8 |
111 | |
112 | r = memregl[0x4458>>2]; |
113 | r = (r & 0xffff) | (code << 16) | 0x10; |
114 | memregl[0x4458>>2] = r; |
55b0eeea |
115 | } |
116 | |
117 | /* note: both PLLs are programmed the same way, |
118 | * the databook incorrectly states that PLL1 differs */ |
119 | static int decode_pll(unsigned int reg) |
120 | { |
121 | long long v; |
122 | int p, m, s; |
123 | |
124 | p = (reg >> 18) & 0x3f; |
125 | m = (reg >> 8) & 0x3ff; |
126 | s = reg & 0xff; |
127 | |
128 | if (p == 0) |
129 | p = 1; |
130 | |
131 | v = 27000000; // master clock |
132 | v = v * m / (p << s); |
133 | return v; |
134 | } |
135 | |
136 | int plat_cpu_clock_get(void) |
137 | { |
138 | return decode_pll(memregl[0xf004>>2]) / 1000000; |
139 | } |
140 | |
141 | int plat_cpu_clock_apply(int mhz) |
142 | { |
143 | int adiv, mdiv, pdiv, sdiv = 0; |
144 | int i, vf000, vf004; |
145 | |
146 | if (!cpu_clock_allowed) |
147 | return -1; |
148 | if (mhz == plat_cpu_clock_get()) |
149 | return 0; |
150 | |
151 | // m = MDIV, p = PDIV, s = SDIV |
152 | #define SYS_CLK_FREQ 27 |
153 | pdiv = 9; |
154 | mdiv = (mhz * pdiv) / SYS_CLK_FREQ; |
155 | if (mdiv & ~0x3ff) |
156 | return -1; |
157 | vf004 = (pdiv<<18) | (mdiv<<8) | sdiv; |
158 | |
159 | // attempt to keep the AHB divider close to 250, but not higher |
160 | for (adiv = 1; mhz / adiv > 250; adiv++) |
161 | ; |
162 | |
163 | vf000 = memregl[0xf000>>2]; |
164 | vf000 = (vf000 & ~0x3c0) | ((adiv - 1) << 6); |
165 | memregl[0xf000>>2] = vf000; |
166 | memregl[0xf004>>2] = vf004; |
167 | memregl[0xf07c>>2] |= 0x8000; |
168 | for (i = 0; (memregl[0xf07c>>2] & 0x8000) && i < 0x100000; i++) |
169 | ; |
170 | |
171 | printf("clock set to %dMHz, AHB set to %dMHz\n", mhz, mhz / adiv); |
172 | |
173 | // stupid pll share hack - must restart audio |
174 | extern long SPUopen(void); |
175 | extern long SPUclose(void); |
176 | SPUclose(); |
177 | SPUopen(); |
178 | |
179 | return 0; |
180 | } |
181 | |
182 | int plat_get_bat_capacity(void) |
183 | { |
184 | unsigned short magic_val = 0; |
185 | |
186 | if (battdev < 0) |
187 | return -1; |
188 | if (read(battdev, &magic_val, sizeof(magic_val)) != sizeof(magic_val)) |
189 | return -1; |
190 | switch (magic_val) { |
191 | default: |
192 | case 1: return 100; |
193 | case 2: return 66; |
194 | case 3: return 40; |
195 | case 4: return 0; |
196 | } |
197 | } |
198 | |
199 | #define TIMER_BASE3 0x1980 |
200 | #define TIMER_REG(x) memregl[(TIMER_BASE3 + x) >> 2] |
201 | |
202 | static __attribute__((unused)) unsigned int timer_get(void) |
203 | { |
204 | TIMER_REG(0x08) |= 0x48; /* run timer, latch value */ |
205 | return TIMER_REG(0); |
206 | } |
207 | |
208 | static void timer_cleanup(void) |
209 | { |
210 | TIMER_REG(0x40) = 0x0c; /* be sure clocks are on */ |
211 | TIMER_REG(0x08) = 0x23; /* stop the timer, clear irq in case it's pending */ |
212 | TIMER_REG(0x00) = 0; /* clear counter */ |
213 | TIMER_REG(0x40) = 0; /* clocks off */ |
214 | TIMER_REG(0x44) = 0; /* dividers back to default */ |
215 | } |
216 | |
217 | void plat_video_menu_enter(int is_rom_loaded) |
218 | { |
219 | if (pl_vout_buf != NULL) { |
220 | if (psx_bpp == 16) |
221 | // have to do rgb conversion for menu bg |
222 | bgr555_to_rgb565(pl_vout_buf, pl_vout_buf, 320*240*2); |
223 | else |
224 | memset(pl_vout_buf, 0, 320*240*2); |
225 | } |
226 | |
227 | pollux_changemode(16, 0); |
228 | } |
229 | |
230 | void plat_video_menu_begin(void) |
231 | { |
232 | } |
233 | |
234 | void plat_video_menu_end(void) |
235 | { |
236 | g_menuscreen_ptr = fb_flip(); |
237 | } |
238 | |
239 | void plat_video_menu_leave(void) |
240 | { |
55b0eeea |
241 | if (psx_vram == NULL) { |
242 | fprintf(stderr, "GPU plugin did not provide vram\n"); |
243 | exit(1); |
244 | } |
245 | |
221be40d |
246 | if (gp2x_dev_id == GP2X_DEV_CAANOO) |
247 | in_set_config_int(in_name_to_id("evdev:pollux-analog"), |
55b0eeea |
248 | IN_CFG_ABS_DEAD_ZONE, analog_deadzone); |
41f55c9f |
249 | |
250 | memset(g_menuscreen_ptr, 0, 320*240 * psx_bpp/8); |
251 | g_menuscreen_ptr = fb_flip(); |
a72ac803 |
252 | pl_vout_set_mode(psx_width, psx_height, psx_bpp); |
55b0eeea |
253 | } |
254 | |
47821672 |
255 | void *plat_prepare_screenshot(int *w, int *h, int *bpp) |
256 | { |
257 | bgr555_to_rgb565(pl_vout_buf, pl_vout_buf, 320*240*2); |
258 | *w = 320; |
259 | *h = 240; |
260 | *bpp = psx_bpp; |
261 | return pl_vout_buf; |
262 | } |
263 | |
a805c855 |
264 | void plat_minimize(void) |
265 | { |
266 | } |
267 | |
55b0eeea |
268 | static void pl_vout_set_raw_vram(void *vram) |
269 | { |
270 | int i; |
271 | |
272 | psx_vram = vram; |
273 | |
274 | if (vram == NULL) |
275 | return; |
276 | |
277 | if ((long)psx_vram & 0x7ff) |
278 | fprintf(stderr, "GPU plugin did not align vram\n"); |
279 | |
280 | for (i = 0; i < 512; i++) { |
281 | psx_vram[i * 1024] = 0; // touch |
282 | psx_vram_padds[i] = warm_virt2phys(&psx_vram[i * 1024]); |
283 | } |
284 | } |
285 | |
55b0eeea |
286 | static void spend_cycles(int loops) |
287 | { |
288 | asm volatile ( |
289 | " mov r0,%0 ;\n" |
290 | "0: subs r0,r0,#1 ;\n" |
291 | " bgt 0b" |
292 | :: "r" (loops) : "cc", "r0"); |
293 | } |
294 | |
295 | #define DMA_BASE6 0x0300 |
296 | #define DMA_REG(x) memregl[(DMA_BASE6 + x) >> 2] |
297 | |
298 | /* this takes ~1.5ms, while ldm/stm ~1.95ms */ |
299 | static void raw_flip_dma(int x, int y) |
300 | { |
41f55c9f |
301 | unsigned int dst = fb_paddrs[fb_work_buf] + |
302 | (fb_offset_y * 320 + fb_offset_x) * psx_bpp / 8; |
02ee7e24 |
303 | int spsx_line = y + psx_offset_y; |
304 | int spsx_offset = (x + psx_offset_x) & 0x3f8; |
55b0eeea |
305 | int dst_stride = 320 * psx_bpp / 8; |
a72ac803 |
306 | int len = psx_src_width * psx_bpp / 8; |
55b0eeea |
307 | int i; |
308 | |
309 | warm_cache_op_all(WOP_D_CLEAN); |
d3f3bf09 |
310 | pcnt_start(PCNT_BLIT); |
55b0eeea |
311 | |
312 | dst &= ~7; |
313 | len &= ~7; |
314 | |
315 | if (DMA_REG(0x0c) & 0x90000) { |
316 | printf("already runnig DMA?\n"); |
317 | DMA_REG(0x0c) = 0x100000; |
318 | } |
319 | if ((DMA_REG(0x2c) & 0x0f) < 5) { |
320 | printf("DMA queue busy?\n"); |
321 | DMA_REG(0x24) = 1; |
322 | } |
323 | |
a72ac803 |
324 | for (i = psx_src_height; i > 0; i--, spsx_line += psx_step, dst += dst_stride) { |
55b0eeea |
325 | while ((DMA_REG(0x2c) & 0x0f) < 4) |
326 | spend_cycles(10); |
327 | |
328 | // XXX: it seems we must always set all regs, what is autoincrement there for? |
329 | DMA_REG(0x20) = 1; // queue wait cmd |
330 | DMA_REG(0x10) = psx_vram_padds[spsx_line & 511] + spsx_offset * 2; // DMA src |
331 | DMA_REG(0x14) = dst; // DMA dst |
332 | DMA_REG(0x18) = len - 1; // len |
333 | DMA_REG(0x1c) = 0x80000; // go |
334 | } |
335 | |
55b0eeea |
336 | if (psx_bpp == 16) { |
337 | pl_vout_buf = g_menuscreen_ptr; |
a72ac803 |
338 | pl_print_hud(320, fb_offset_y + psx_src_height, fb_offset_x); |
55b0eeea |
339 | } |
340 | |
341 | g_menuscreen_ptr = fb_flip(); |
a92f6af1 |
342 | pl_rearmed_cbs.flip_cnt++; |
d3f3bf09 |
343 | |
344 | pcnt_end(PCNT_BLIT); |
55b0eeea |
345 | } |
346 | |
02ee7e24 |
347 | #define make_flip_func(name, blitfunc) \ |
348 | static void name(int x, int y) \ |
349 | { \ |
350 | unsigned short *vram = psx_vram; \ |
351 | unsigned char *dst = (unsigned char *)g_menuscreen_ptr + \ |
352 | (fb_offset_y * 320 + fb_offset_x) * psx_bpp / 8; \ |
353 | unsigned int src = (y + psx_offset_y) * 1024 + x + psx_offset_x; \ |
354 | int dst_stride = 320 * psx_bpp / 8; \ |
a72ac803 |
355 | int len = psx_src_width * psx_bpp / 8; \ |
02ee7e24 |
356 | int i; \ |
357 | \ |
358 | pcnt_start(PCNT_BLIT); \ |
359 | \ |
a72ac803 |
360 | for (i = psx_src_height; i > 0; i--, src += psx_step * 1024, dst += dst_stride) { \ |
02ee7e24 |
361 | src &= 1024*512-1; \ |
362 | blitfunc(dst, vram + src, len); \ |
363 | } \ |
364 | \ |
365 | if (psx_bpp == 16) { \ |
366 | pl_vout_buf = g_menuscreen_ptr; \ |
a72ac803 |
367 | pl_print_hud(320, fb_offset_y + psx_src_height, fb_offset_x); \ |
02ee7e24 |
368 | } \ |
369 | \ |
370 | g_menuscreen_ptr = fb_flip(); \ |
a92f6af1 |
371 | pl_rearmed_cbs.flip_cnt++; \ |
02ee7e24 |
372 | \ |
373 | pcnt_end(PCNT_BLIT); \ |
374 | } |
375 | |
376 | make_flip_func(raw_flip_soft, memcpy) |
377 | make_flip_func(raw_flip_soft_368, blit320_368) |
378 | make_flip_func(raw_flip_soft_512, blit320_512) |
379 | make_flip_func(raw_flip_soft_640, blit320_640) |
380 | |
381 | static void *pl_vout_set_mode(int w, int h, int bpp) |
55b0eeea |
382 | { |
02ee7e24 |
383 | int poff_w, poff_h, w_max; |
55b0eeea |
384 | |
a72ac803 |
385 | if (!w || !h || !bpp) |
02ee7e24 |
386 | return NULL; |
55b0eeea |
387 | |
02ee7e24 |
388 | printf("psx mode: %dx%d@%d\n", w, h, bpp); |
a72ac803 |
389 | psx_width = w; |
390 | psx_height = h; |
391 | psx_bpp = bpp; |
55b0eeea |
392 | |
a72ac803 |
393 | switch (w + (bpp != 16) + !soft_scaling) { |
02ee7e24 |
394 | case 640: |
395 | pl_rearmed_cbs.pl_vout_raw_flip = raw_flip_soft_640; |
396 | w_max = 640; |
397 | break; |
398 | case 512: |
399 | pl_rearmed_cbs.pl_vout_raw_flip = raw_flip_soft_512; |
400 | w_max = 512; |
401 | break; |
402 | case 384: |
403 | case 368: |
404 | pl_rearmed_cbs.pl_vout_raw_flip = raw_flip_soft_368; |
405 | w_max = 368; |
406 | break; |
407 | default: |
408 | pl_rearmed_cbs.pl_vout_raw_flip = have_warm ? raw_flip_dma : raw_flip_soft; |
409 | w_max = 320; |
410 | break; |
55b0eeea |
411 | } |
412 | |
02ee7e24 |
413 | psx_step = 1; |
414 | if (h > 256) { |
415 | psx_step = 2; |
416 | h /= 2; |
417 | } |
418 | |
419 | poff_w = poff_h = 0; |
420 | if (w > w_max) { |
421 | poff_w = w / 2 - w_max / 2; |
422 | w = w_max; |
423 | } |
424 | fb_offset_x = 0; |
425 | if (w < 320) |
426 | fb_offset_x = 320/2 - w / 2; |
427 | if (h > 240) { |
428 | poff_h = h / 2 - 240/2; |
429 | h = 240; |
430 | } |
431 | fb_offset_y = 240/2 - h / 2; |
432 | |
433 | psx_offset_x = poff_w; |
434 | psx_offset_y = poff_h; |
a72ac803 |
435 | psx_src_width = w; |
436 | psx_src_height = h; |
02ee7e24 |
437 | |
438 | if (fb_offset_x || fb_offset_y) { |
439 | // not fullscreen, must clear borders |
440 | memset(g_menuscreen_ptr, 0, 320*240 * psx_bpp/8); |
441 | g_menuscreen_ptr = fb_flip(); |
442 | memset(g_menuscreen_ptr, 0, 320*240 * psx_bpp/8); |
443 | } |
444 | |
445 | pollux_changemode(bpp, 1); |
446 | |
221be40d |
447 | pl_set_gun_rect(fb_offset_x, fb_offset_y, w > 320 ? 320 : w, h); |
448 | |
02ee7e24 |
449 | return NULL; |
55b0eeea |
450 | } |
451 | |
41f55c9f |
452 | static void *pl_vout_flip(void) |
453 | { |
454 | return NULL; |
455 | } |
456 | |
0b6c6da8 |
457 | static void save_multiple_regs(unsigned int *dest, int base, int count) |
458 | { |
459 | const volatile unsigned int *regs = memregl + base / 4; |
460 | int i; |
461 | |
462 | for (i = 0; i < count; i++) |
463 | dest[i] = regs[i]; |
464 | } |
465 | |
466 | static void restore_multiple_regs(int base, const unsigned int *src, int count) |
467 | { |
468 | volatile unsigned int *regs = memregl + base / 4; |
469 | int i; |
470 | |
471 | for (i = 0; i < count; i++) |
472 | regs[i] = src[i]; |
473 | } |
474 | |
55b0eeea |
475 | void plat_init(void) |
476 | { |
477 | const char *main_fb_name = "/dev/fb0"; |
478 | struct fb_fix_screeninfo fbfix; |
479 | int rate, timer_div, timer_div2; |
480 | int fbdev, ret, warm_ret; |
221be40d |
481 | FILE *f; |
55b0eeea |
482 | |
483 | memdev = open("/dev/mem", O_RDWR); |
484 | if (memdev == -1) { |
485 | perror("open(/dev/mem) failed"); |
486 | exit(1); |
487 | } |
488 | |
489 | memregs = mmap(0, 0x20000, PROT_READ|PROT_WRITE, MAP_SHARED, memdev, 0xc0000000); |
490 | if (memregs == MAP_FAILED) { |
491 | perror("mmap(memregs) failed"); |
492 | exit(1); |
493 | } |
494 | memregl = (volatile void *)memregs; |
495 | |
0b6c6da8 |
496 | // save video regs of both MLCs |
497 | save_multiple_regs(saved_video_regs[0], 0x4058, ARRAY_SIZE(saved_video_regs[0])); |
498 | save_multiple_regs(saved_video_regs[1], 0x4458, ARRAY_SIZE(saved_video_regs[1])); |
499 | |
55b0eeea |
500 | fbdev = open(main_fb_name, O_RDWR); |
501 | if (fbdev == -1) { |
502 | fprintf(stderr, "%s: ", main_fb_name); |
503 | perror("open"); |
504 | exit(1); |
505 | } |
506 | |
507 | ret = ioctl(fbdev, FBIOGET_FSCREENINFO, &fbfix); |
508 | if (ret == -1) { |
509 | perror("ioctl(fbdev) failed"); |
510 | exit(1); |
511 | } |
512 | printf("framebuffer: \"%s\" @ %08lx\n", fbfix.id, fbfix.smem_start); |
513 | fb_paddrs[0] = fbfix.smem_start; |
514 | fb_paddrs[1] = fb_paddrs[0] + 320*240*4; // leave space for 24bpp |
515 | |
0b6c6da8 |
516 | fb_vaddrs[0] = mmap(0, FB_VRAM_SIZE, PROT_READ|PROT_WRITE, |
55b0eeea |
517 | MAP_SHARED, memdev, fb_paddrs[0]); |
518 | if (fb_vaddrs[0] == MAP_FAILED) { |
519 | perror("mmap(fb_vaddrs) failed"); |
520 | exit(1); |
521 | } |
522 | fb_vaddrs[1] = (char *)fb_vaddrs[0] + 320*240*4; |
523 | |
a72ac803 |
524 | memset(fb_vaddrs[0], 0, FB_VRAM_SIZE); |
55b0eeea |
525 | pollux_changemode(16, 0); |
526 | g_menuscreen_w = 320; |
527 | g_menuscreen_h = 240; |
528 | g_menuscreen_ptr = fb_flip(); |
529 | |
530 | g_menubg_ptr = calloc(320*240*2, 1); |
531 | if (g_menubg_ptr == NULL) { |
532 | fprintf(stderr, "OOM\n"); |
533 | exit(1); |
534 | } |
535 | |
536 | warm_ret = warm_init(); |
02ee7e24 |
537 | have_warm = warm_ret == 0; |
55b0eeea |
538 | warm_change_cb_upper(WCB_B_BIT, 1); |
539 | |
540 | /* some firmwares have sys clk on PLL0, we can't adjust CPU clock |
541 | * by reprogramming the PLL0 then, as it overclocks system bus */ |
542 | if ((memregl[0xf000>>2] & 0x03000030) == 0x01000000) |
543 | cpu_clock_allowed = 1; |
544 | else { |
545 | cpu_clock_allowed = 0; |
546 | fprintf(stderr, "unexpected PLL config (%08x), overclocking disabled\n", |
547 | memregl[0xf000>>2]); |
548 | } |
549 | |
550 | /* find what PLL1 runs at, for the timer */ |
551 | rate = decode_pll(memregl[0xf008>>2]); |
552 | printf("PLL1 @ %dHz\n", rate); |
553 | |
554 | /* setup timer */ |
555 | timer_div = (rate + 500000) / 1000000; |
556 | timer_div2 = 0; |
557 | while (timer_div > 256) { |
558 | timer_div /= 2; |
559 | timer_div2++; |
560 | } |
561 | if (1 <= timer_div && timer_div <= 256 && timer_div2 < 4) { |
562 | int timer_rate = (rate >> timer_div2) / timer_div; |
563 | if (TIMER_REG(0x08) & 8) { |
564 | fprintf(stderr, "warning: timer in use, overriding!\n"); |
565 | timer_cleanup(); |
566 | } |
567 | if (timer_rate != 1000000) |
568 | fprintf(stderr, "warning: timer drift %d us\n", timer_rate - 1000000); |
569 | |
570 | timer_div2 = (timer_div2 + 3) & 3; |
571 | TIMER_REG(0x44) = ((timer_div - 1) << 4) | 2; /* using PLL1 */ |
572 | TIMER_REG(0x40) = 0x0c; /* clocks on */ |
573 | TIMER_REG(0x08) = 0x68 | timer_div2; /* run timer, clear irq, latch value */ |
574 | } |
575 | else |
576 | fprintf(stderr, "warning: could not make use of timer\n"); |
577 | |
578 | /* setup DMA */ |
579 | DMA_REG(0x0c) = 0x20000; // pending IRQ clear |
580 | |
581 | battdev = open("/dev/pollux_batt", O_RDONLY); |
582 | if (battdev < 0) |
583 | perror("Warning: could't open pollux_batt"); |
584 | |
221be40d |
585 | f = fopen("/dev/accel", "rb"); |
586 | if (f) { |
587 | printf("detected Caanoo\n"); |
588 | gp2x_dev_id = GP2X_DEV_CAANOO; |
589 | fclose(f); |
590 | } |
591 | else { |
592 | printf("detected Wiz\n"); |
593 | gp2x_dev_id = GP2X_DEV_WIZ; |
594 | in_gp2x_init(); |
595 | } |
596 | |
9b4bd105 |
597 | in_tsbutton_init(); |
598 | in_probe(); |
599 | if (gp2x_dev_id == GP2X_DEV_CAANOO) |
600 | caanoo_init(); |
601 | |
221be40d |
602 | mixerdev = open("/dev/mixer", O_RDWR); |
603 | if (mixerdev == -1) |
604 | perror("open(/dev/mixer)"); |
605 | |
41f55c9f |
606 | pl_rearmed_cbs.pl_vout_flip = pl_vout_flip; |
02ee7e24 |
607 | pl_rearmed_cbs.pl_vout_raw_flip = have_warm ? raw_flip_dma : raw_flip_soft; |
55b0eeea |
608 | pl_rearmed_cbs.pl_vout_set_mode = pl_vout_set_mode; |
609 | pl_rearmed_cbs.pl_vout_set_raw_vram = pl_vout_set_raw_vram; |
610 | |
a72ac803 |
611 | psx_src_width = 320; |
612 | psx_src_height = 240; |
55b0eeea |
613 | psx_bpp = 16; |
bb88ec28 |
614 | |
615 | pl_rearmed_cbs.screen_w = 320; |
616 | pl_rearmed_cbs.screen_h = 240; |
55b0eeea |
617 | } |
618 | |
619 | void plat_finish(void) |
620 | { |
621 | warm_finish(); |
622 | timer_cleanup(); |
0b6c6da8 |
623 | |
624 | memset(fb_vaddrs[0], 0, FB_VRAM_SIZE); |
625 | restore_multiple_regs(0x4058, saved_video_regs[0], ARRAY_SIZE(saved_video_regs[0])); |
626 | restore_multiple_regs(0x4458, saved_video_regs[1], ARRAY_SIZE(saved_video_regs[1])); |
627 | memregl[0x4058>>2] |= 0x10; |
628 | memregl[0x4458>>2] |= 0x10; |
629 | munmap(fb_vaddrs[0], FB_VRAM_SIZE); |
630 | close(fbdev); |
55b0eeea |
631 | |
632 | if (battdev >= 0) |
633 | close(battdev); |
221be40d |
634 | if (mixerdev >= 0) |
635 | close(mixerdev); |
55b0eeea |
636 | munmap((void *)memregs, 0x20000); |
637 | close(memdev); |
638 | } |
639 | |
55b0eeea |
640 | /* Caanoo stuff, perhaps move later */ |
641 | #include <linux/input.h> |
642 | |
643 | struct in_default_bind in_evdev_defbinds[] = { |
644 | { KEY_UP, IN_BINDTYPE_PLAYER12, DKEY_UP }, |
645 | { KEY_DOWN, IN_BINDTYPE_PLAYER12, DKEY_DOWN }, |
646 | { KEY_LEFT, IN_BINDTYPE_PLAYER12, DKEY_LEFT }, |
647 | { KEY_RIGHT, IN_BINDTYPE_PLAYER12, DKEY_RIGHT }, |
648 | { BTN_TOP, IN_BINDTYPE_PLAYER12, DKEY_TRIANGLE }, |
649 | { BTN_THUMB, IN_BINDTYPE_PLAYER12, DKEY_CROSS }, |
650 | { BTN_THUMB2, IN_BINDTYPE_PLAYER12, DKEY_CIRCLE }, |
651 | { BTN_TRIGGER, IN_BINDTYPE_PLAYER12, DKEY_SQUARE }, |
652 | { BTN_BASE3, IN_BINDTYPE_PLAYER12, DKEY_START }, |
653 | { BTN_BASE4, IN_BINDTYPE_PLAYER12, DKEY_SELECT }, |
654 | { BTN_TOP2, IN_BINDTYPE_PLAYER12, DKEY_L1 }, |
655 | { BTN_PINKIE, IN_BINDTYPE_PLAYER12, DKEY_R1 }, |
656 | { BTN_BASE, IN_BINDTYPE_EMU, SACTION_ENTER_MENU }, |
657 | { 0, 0, 0 }, |
658 | }; |
659 | |
660 | static const char * const caanoo_keys[KEY_MAX + 1] = { |
661 | [0 ... KEY_MAX] = NULL, |
662 | [KEY_UP] = "Up", |
663 | [KEY_LEFT] = "Left", |
664 | [KEY_RIGHT] = "Right", |
665 | [KEY_DOWN] = "Down", |
666 | [BTN_TRIGGER] = "A", |
667 | [BTN_THUMB] = "X", |
668 | [BTN_THUMB2] = "B", |
669 | [BTN_TOP] = "Y", |
670 | [BTN_TOP2] = "L", |
671 | [BTN_PINKIE] = "R", |
672 | [BTN_BASE] = "Home", |
673 | [BTN_BASE2] = "Lock", |
674 | [BTN_BASE3] = "I", |
675 | [BTN_BASE4] = "II", |
676 | [BTN_BASE5] = "Push", |
677 | }; |
678 | |
b944a30e |
679 | struct haptic_data { |
680 | int count; |
681 | struct { |
682 | short time, strength; |
683 | } actions[120]; |
684 | }; |
685 | |
686 | #define HAPTIC_IOCTL_MAGIC 'I' |
687 | #define HAPTIC_PLAY_PATTERN _IOW(HAPTIC_IOCTL_MAGIC, 4, struct haptic_data) |
688 | #define HAPTIC_INDIVIDUAL_MODE _IOW(HAPTIC_IOCTL_MAGIC, 5, unsigned int) |
689 | #define HAPTIC_SET_VIB_LEVEL _IOW(HAPTIC_IOCTL_MAGIC, 9, unsigned int) |
690 | |
691 | static int hapticdev = -1; |
3a40ff14 |
692 | static struct haptic_data haptic_seq[2]; |
b944a30e |
693 | |
3a40ff14 |
694 | static int haptic_read(const char *fname, struct haptic_data *data) |
b944a30e |
695 | { |
696 | int i, ret, v1, v2; |
697 | char buf[128], *p; |
698 | FILE *f; |
699 | |
3a40ff14 |
700 | f = fopen(fname, "r"); |
b944a30e |
701 | if (f == NULL) { |
3a40ff14 |
702 | fprintf("fopen(%s)", fname); |
703 | perror(""); |
b944a30e |
704 | return -1; |
705 | } |
706 | |
3a40ff14 |
707 | for (i = 0; i < sizeof(data->actions) / sizeof(data->actions[0]); ) { |
b944a30e |
708 | p = fgets(buf, sizeof(buf), f); |
709 | if (p == NULL) |
710 | break; |
711 | while (*p != 0 && *p == ' ') |
712 | p++; |
713 | if (*p == 0 || *p == ';' || *p == '#') |
714 | continue; |
715 | |
716 | ret = sscanf(buf, "%d %d", &v1, &v2); |
717 | if (ret != 2) { |
718 | fprintf(stderr, "can't parse: %s", buf); |
719 | continue; |
720 | } |
721 | |
3a40ff14 |
722 | data->actions[i].time = v1; |
723 | data->actions[i].strength = v2; |
b944a30e |
724 | i++; |
725 | } |
726 | fclose(f); |
727 | |
728 | if (i == 0) { |
3a40ff14 |
729 | fprintf(stderr, "bad haptic file: %s\n", fname); |
b944a30e |
730 | return -1; |
731 | } |
3a40ff14 |
732 | data->count = i; |
733 | |
734 | return 0; |
735 | } |
736 | |
737 | static int haptic_init(void) |
738 | { |
739 | int ret, i; |
740 | |
741 | ret = haptic_read("haptic_w.cfg", &haptic_seq[0]); |
742 | if (ret != 0) |
743 | return -1; |
744 | ret = haptic_read("haptic_s.cfg", &haptic_seq[1]); |
745 | if (ret != 0) |
746 | return -1; |
b944a30e |
747 | |
748 | hapticdev = open("/dev/isa1200", O_RDWR | O_NONBLOCK); |
749 | if (hapticdev == -1) { |
750 | perror("open(/dev/isa1200)"); |
751 | return -1; |
752 | } |
753 | |
754 | i = 0; |
755 | ret = ioctl(hapticdev, HAPTIC_INDIVIDUAL_MODE, &i); /* use 2 of them */ |
756 | i = 3; |
757 | ret |= ioctl(hapticdev, HAPTIC_SET_VIB_LEVEL, &i); /* max */ |
758 | if (ret != 0) { |
759 | fprintf(stderr, "haptic ioctls failed\n"); |
760 | close(hapticdev); |
761 | hapticdev = -1; |
762 | return -1; |
763 | } |
764 | |
765 | return 0; |
766 | } |
767 | |
3a40ff14 |
768 | void plat_trigger_vibrate(int is_strong) |
b944a30e |
769 | { |
770 | int ret; |
771 | |
772 | if (hapticdev == -2) |
773 | return; // it's broken |
774 | if (hapticdev < 0) { |
775 | ret = haptic_init(); |
776 | if (ret < 0) { |
777 | hapticdev = -2; |
778 | return; |
779 | } |
780 | } |
781 | |
3a40ff14 |
782 | ioctl(hapticdev, HAPTIC_PLAY_PATTERN, &haptic_seq[!!is_strong]); |
b944a30e |
783 | } |
784 | |
221be40d |
785 | /* Wiz stuff */ |
786 | struct in_default_bind in_gp2x_defbinds[] = |
787 | { |
788 | /* MXYZ SACB RLDU */ |
789 | { GP2X_BTN_UP, IN_BINDTYPE_PLAYER12, DKEY_UP }, |
790 | { GP2X_BTN_DOWN, IN_BINDTYPE_PLAYER12, DKEY_DOWN }, |
791 | { GP2X_BTN_LEFT, IN_BINDTYPE_PLAYER12, DKEY_LEFT }, |
792 | { GP2X_BTN_RIGHT, IN_BINDTYPE_PLAYER12, DKEY_RIGHT }, |
793 | { GP2X_BTN_X, IN_BINDTYPE_PLAYER12, DKEY_CROSS }, |
794 | { GP2X_BTN_B, IN_BINDTYPE_PLAYER12, DKEY_CIRCLE }, |
795 | { GP2X_BTN_A, IN_BINDTYPE_PLAYER12, DKEY_SQUARE }, |
796 | { GP2X_BTN_Y, IN_BINDTYPE_PLAYER12, DKEY_TRIANGLE }, |
797 | { GP2X_BTN_L, IN_BINDTYPE_PLAYER12, DKEY_L1 }, |
798 | { GP2X_BTN_R, IN_BINDTYPE_PLAYER12, DKEY_R1 }, |
799 | { GP2X_BTN_START, IN_BINDTYPE_PLAYER12, DKEY_START }, |
800 | { GP2X_BTN_SELECT, IN_BINDTYPE_EMU, SACTION_ENTER_MENU }, |
801 | { GP2X_BTN_VOL_UP, IN_BINDTYPE_EMU, SACTION_VOLUME_UP }, |
802 | { GP2X_BTN_VOL_DOWN, IN_BINDTYPE_EMU, SACTION_VOLUME_DOWN }, |
803 | { 0, 0, 0 }, |
804 | }; |
805 | |
806 | void plat_step_volume(int is_up) |
807 | { |
808 | static int volume = 50; |
809 | int ret, val; |
810 | |
811 | if (mixerdev < 0) |
812 | return; |
813 | |
814 | if (is_up) { |
815 | volume += 5; |
816 | if (volume > 255) volume = 255; |
817 | } |
818 | else { |
819 | volume -= 5; |
820 | if (volume < 0) volume = 0; |
821 | } |
822 | val = volume; |
823 | val |= val << 8; |
824 | |
825 | ret = ioctl(mixerdev, SOUND_MIXER_WRITE_PCM, &val); |
826 | if (ret == -1) |
827 | perror("WRITE_PCM"); |
828 | } |
829 | |
830 | // unused dummy for in_gp2x |
831 | volatile unsigned short *gp2x_memregs; |
832 | |
9b4bd105 |
833 | static void caanoo_init(void) |
55b0eeea |
834 | { |
9b4bd105 |
835 | in_set_config(in_name_to_id("evdev:pollux-analog"), IN_CFG_KEY_NAMES, |
836 | caanoo_keys, sizeof(caanoo_keys)); |
55b0eeea |
837 | } |