notaz.gp2x.de / pcsx_rearmed.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
cheat: add some undo logic
[pcsx_rearmed.git] / frontend / plat_pollux.c
CommitLineData
55b0eeea 1/*
2 * (C) GraÅžvydas "notaz" Ignotas, 2009-2011
3 *
4 * This work is licensed under the terms of the GNU GPLv2 or later.
5 * See the COPYING file in the top-level directory.
6 */
7
8#include <stdio.h>
9#include <stdlib.h>
10#include <string.h>
11#include <sys/types.h>
12#include <sys/stat.h>
13#include <fcntl.h>
14#include <sys/ioctl.h>
15#include <unistd.h>
16#include <linux/fb.h>
17#include <sys/mman.h>
221be40d 18#include <linux/soundcard.h>
b07c18e8 19#include <linux/input.h>
55b0eeea 20
21#include "common/input.h"
221be40d 22#include "gp2x/in_gp2x.h"
b07c18e8 23#include "linux/in_evdev.h"
55b0eeea 24#include "common/menu.h"
25#include "warm/warm.h"
26#include "plugin_lib.h"
221be40d 27#include "pl_gun_ts.h"
02ee7e24 28#include "blit320.h"
faf2b2aa 29#include "in_tsbutton.h"
55b0eeea 30#include "main.h"
31#include "menu.h"
32#include "plat.h"
d3f3bf09 33#include "pcnt.h"
62d7fa95 34#include "../plugins/gpulib/cspace.h"
55b0eeea 35
221be40d 36int gp2x_dev_id;
37
38static int fbdev = -1, memdev = -1, battdev = -1, mixerdev = -1;
55b0eeea 39static volatile unsigned short *memregs;
40static volatile unsigned int *memregl;
41static void *fb_vaddrs[2];
42static unsigned int fb_paddrs[2];
43static int fb_work_buf;
02ee7e24 44static int cpu_clock_allowed, have_warm;
0b6c6da8 45static unsigned int saved_video_regs[2][6];
46#define FB_VRAM_SIZE (320*240*2*2*2) // 2 buffers with space for 24bpp mode
55b0eeea 47
48static unsigned short *psx_vram;
49static unsigned int psx_vram_padds[512];
02ee7e24 50static int psx_step, psx_width, psx_height, psx_bpp;
a72ac803 51static int psx_offset_x, psx_offset_y, psx_src_width, psx_src_height;
41f55c9f 52static int fb_offset_x, fb_offset_y;
55b0eeea 53
9b4bd105 54static void caanoo_init(void);
b07c18e8 55static void wiz_init(void);
56
9b4bd105 57
b07c18e8 58static const struct in_default_bind in_evdev_defbinds[] = {
59 { KEY_UP, IN_BINDTYPE_PLAYER12, DKEY_UP },
60 { KEY_DOWN, IN_BINDTYPE_PLAYER12, DKEY_DOWN },
61 { KEY_LEFT, IN_BINDTYPE_PLAYER12, DKEY_LEFT },
62 { KEY_RIGHT, IN_BINDTYPE_PLAYER12, DKEY_RIGHT },
63 { BTN_TOP, IN_BINDTYPE_PLAYER12, DKEY_TRIANGLE },
64 { BTN_THUMB, IN_BINDTYPE_PLAYER12, DKEY_CROSS },
65 { BTN_THUMB2, IN_BINDTYPE_PLAYER12, DKEY_CIRCLE },
66 { BTN_TRIGGER, IN_BINDTYPE_PLAYER12, DKEY_SQUARE },
67 { BTN_BASE3, IN_BINDTYPE_PLAYER12, DKEY_START },
68 { BTN_BASE4, IN_BINDTYPE_PLAYER12, DKEY_SELECT },
69 { BTN_TOP2, IN_BINDTYPE_PLAYER12, DKEY_L1 },
70 { BTN_PINKIE, IN_BINDTYPE_PLAYER12, DKEY_R1 },
71 { BTN_BASE, IN_BINDTYPE_EMU, SACTION_ENTER_MENU },
72 { 0, 0, 0 },
73};
9b4bd105 74
55b0eeea 75static void *fb_flip(void)
76{
0b6c6da8 77 memregl[0x406C>>2] = memregl[0x446C>>2] = fb_paddrs[fb_work_buf];
55b0eeea 78 memregl[0x4058>>2] |= 0x10;
0b6c6da8 79 memregl[0x4458>>2] |= 0x10;
55b0eeea 80 fb_work_buf ^= 1;
81 return fb_vaddrs[fb_work_buf];
82}
83
84static void pollux_changemode(int bpp, int is_bgr)
85{
86 int code = 0, bytes = 2;
87 unsigned int r;
88
89 printf("changemode: %dbpp %s\n", bpp, is_bgr ? "bgr" : "rgb");
90
91 memregl[0x4004>>2] = 0x00ef013f;
92 memregl[0x4000>>2] |= 1 << 3;
93
94 switch (bpp)
95 {
96 case 8:
97 code = 0x443a;
98 bytes = 1;
99 break;
100 case 16:
101 code = is_bgr ? 0xc342 : 0x4432;
102 bytes = 2;
103 break;
104 case 24:
105 code = is_bgr ? 0xc653 : 0x4653;
106 bytes = 3;
107 break;
108 default:
109 printf("unhandled bpp request: %d\n", bpp);
110 return;
111 }
112
0b6c6da8 113 // program both MLCs so that TV-out works
114 memregl[0x405c>>2] = memregl[0x445c>>2] = bytes;
115 memregl[0x4060>>2] = memregl[0x4460>>2] = 320 * bytes;
55b0eeea 116
117 r = memregl[0x4058>>2];
118 r = (r & 0xffff) | (code << 16) | 0x10;
119 memregl[0x4058>>2] = r;
0b6c6da8 120
121 r = memregl[0x4458>>2];
122 r = (r & 0xffff) | (code << 16) | 0x10;
123 memregl[0x4458>>2] = r;
55b0eeea 124}
125
126/* note: both PLLs are programmed the same way,
127 * the databook incorrectly states that PLL1 differs */
128static int decode_pll(unsigned int reg)
129{
130 long long v;
131 int p, m, s;
132
133 p = (reg >> 18) & 0x3f;
134 m = (reg >> 8) & 0x3ff;
135 s = reg & 0xff;
136
137 if (p == 0)
138 p = 1;
139
140 v = 27000000; // master clock
141 v = v * m / (p << s);
142 return v;
143}
144
145int plat_cpu_clock_get(void)
146{
147 return decode_pll(memregl[0xf004>>2]) / 1000000;
148}
149
150int plat_cpu_clock_apply(int mhz)
151{
152 int adiv, mdiv, pdiv, sdiv = 0;
153 int i, vf000, vf004;
154
155 if (!cpu_clock_allowed)
156 return -1;
157 if (mhz == plat_cpu_clock_get())
158 return 0;
159
160 // m = MDIV, p = PDIV, s = SDIV
161 #define SYS_CLK_FREQ 27
162 pdiv = 9;
163 mdiv = (mhz * pdiv) / SYS_CLK_FREQ;
164 if (mdiv & ~0x3ff)
165 return -1;
166 vf004 = (pdiv<<18) | (mdiv<<8) | sdiv;
167
168 // attempt to keep the AHB divider close to 250, but not higher
169 for (adiv = 1; mhz / adiv > 250; adiv++)
170 ;
171
172 vf000 = memregl[0xf000>>2];
173 vf000 = (vf000 & ~0x3c0) | ((adiv - 1) << 6);
174 memregl[0xf000>>2] = vf000;
175 memregl[0xf004>>2] = vf004;
176 memregl[0xf07c>>2] |= 0x8000;
177 for (i = 0; (memregl[0xf07c>>2] & 0x8000) && i < 0x100000; i++)
178 ;
179
180 printf("clock set to %dMHz, AHB set to %dMHz\n", mhz, mhz / adiv);
181
182 // stupid pll share hack - must restart audio
183 extern long SPUopen(void);
184 extern long SPUclose(void);
185 SPUclose();
186 SPUopen();
187
188 return 0;
189}
190
191int plat_get_bat_capacity(void)
192{
193 unsigned short magic_val = 0;
194
195 if (battdev < 0)
196 return -1;
197 if (read(battdev, &magic_val, sizeof(magic_val)) != sizeof(magic_val))
198 return -1;
199 switch (magic_val) {
200 default:
201 case 1: return 100;
202 case 2: return 66;
203 case 3: return 40;
204 case 4: return 0;
205 }
206}
207
208#define TIMER_BASE3 0x1980
209#define TIMER_REG(x) memregl[(TIMER_BASE3 + x) >> 2]
210
211static __attribute__((unused)) unsigned int timer_get(void)
212{
213 TIMER_REG(0x08) |= 0x48; /* run timer, latch value */
214 return TIMER_REG(0);
215}
216
217static void timer_cleanup(void)
218{
219 TIMER_REG(0x40) = 0x0c; /* be sure clocks are on */
220 TIMER_REG(0x08) = 0x23; /* stop the timer, clear irq in case it's pending */
221 TIMER_REG(0x00) = 0; /* clear counter */
222 TIMER_REG(0x40) = 0; /* clocks off */
223 TIMER_REG(0x44) = 0; /* dividers back to default */
224}
225
226void plat_video_menu_enter(int is_rom_loaded)
227{
228 if (pl_vout_buf != NULL) {
229 if (psx_bpp == 16)
230 // have to do rgb conversion for menu bg
231 bgr555_to_rgb565(pl_vout_buf, pl_vout_buf, 320*240*2);
232 else
233 memset(pl_vout_buf, 0, 320*240*2);
234 }
235
236 pollux_changemode(16, 0);
237}
238
239void plat_video_menu_begin(void)
240{
241}
242
243void plat_video_menu_end(void)
244{
245 g_menuscreen_ptr = fb_flip();
246}
247
248void plat_video_menu_leave(void)
249{
55b0eeea 250 if (psx_vram == NULL) {
251 fprintf(stderr, "GPU plugin did not provide vram\n");
252 exit(1);
253 }
254
221be40d 255 if (gp2x_dev_id == GP2X_DEV_CAANOO)
256 in_set_config_int(in_name_to_id("evdev:pollux-analog"),
55b0eeea 257 IN_CFG_ABS_DEAD_ZONE, analog_deadzone);
41f55c9f 258
259 memset(g_menuscreen_ptr, 0, 320*240 * psx_bpp/8);
260 g_menuscreen_ptr = fb_flip();
55b0eeea 261}
262
47821672 263void *plat_prepare_screenshot(int *w, int *h, int *bpp)
264{
265 bgr555_to_rgb565(pl_vout_buf, pl_vout_buf, 320*240*2);
266 *w = 320;
267 *h = 240;
268 *bpp = psx_bpp;
269 return pl_vout_buf;
270}
271
a805c855 272void plat_minimize(void)
273{
274}
275
55b0eeea 276static void pl_vout_set_raw_vram(void *vram)
277{
278 int i;
279
280 psx_vram = vram;
281
282 if (vram == NULL)
283 return;
284
285 if ((long)psx_vram & 0x7ff)
286 fprintf(stderr, "GPU plugin did not align vram\n");
287
288 for (i = 0; i < 512; i++) {
289 psx_vram[i * 1024] = 0; // touch
290 psx_vram_padds[i] = warm_virt2phys(&psx_vram[i * 1024]);
291 }
292}
293
55b0eeea 294static void spend_cycles(int loops)
295{
296 asm volatile (
297 " mov r0,%0 ;\n"
298 "0: subs r0,r0,#1 ;\n"
299 " bgt 0b"
300 :: "r" (loops) : "cc", "r0");
301}
302
303#define DMA_BASE6 0x0300
304#define DMA_REG(x) memregl[(DMA_BASE6 + x) >> 2]
305
306/* this takes ~1.5ms, while ldm/stm ~1.95ms */
307static void raw_flip_dma(int x, int y)
308{
41f55c9f 309 unsigned int dst = fb_paddrs[fb_work_buf] +
310 (fb_offset_y * 320 + fb_offset_x) * psx_bpp / 8;
02ee7e24 311 int spsx_line = y + psx_offset_y;
312 int spsx_offset = (x + psx_offset_x) & 0x3f8;
55b0eeea 313 int dst_stride = 320 * psx_bpp / 8;
a72ac803 314 int len = psx_src_width * psx_bpp / 8;
55b0eeea 315 int i;
316
317 warm_cache_op_all(WOP_D_CLEAN);
d3f3bf09 318 pcnt_start(PCNT_BLIT);
55b0eeea 319
320 dst &= ~7;
321 len &= ~7;
322
323 if (DMA_REG(0x0c) & 0x90000) {
324 printf("already runnig DMA?\n");
325 DMA_REG(0x0c) = 0x100000;
326 }
327 if ((DMA_REG(0x2c) & 0x0f) < 5) {
328 printf("DMA queue busy?\n");
329 DMA_REG(0x24) = 1;
330 }
331
a72ac803 332 for (i = psx_src_height; i > 0; i--, spsx_line += psx_step, dst += dst_stride) {
55b0eeea 333 while ((DMA_REG(0x2c) & 0x0f) < 4)
334 spend_cycles(10);
335
336 // XXX: it seems we must always set all regs, what is autoincrement there for?
337 DMA_REG(0x20) = 1; // queue wait cmd
338 DMA_REG(0x10) = psx_vram_padds[spsx_line & 511] + spsx_offset * 2; // DMA src
339 DMA_REG(0x14) = dst; // DMA dst
340 DMA_REG(0x18) = len - 1; // len
341 DMA_REG(0x1c) = 0x80000; // go
342 }
343
55b0eeea 344 if (psx_bpp == 16) {
345 pl_vout_buf = g_menuscreen_ptr;
6469a8c4 346 pl_print_hud(fb_offset_x);
55b0eeea 347 }
348
349 g_menuscreen_ptr = fb_flip();
a92f6af1 350 pl_rearmed_cbs.flip_cnt++;
d3f3bf09 351
352 pcnt_end(PCNT_BLIT);
55b0eeea 353}
354
02ee7e24 355#define make_flip_func(name, blitfunc) \
356static void name(int x, int y) \
357{ \
358 unsigned short *vram = psx_vram; \
359 unsigned char *dst = (unsigned char *)g_menuscreen_ptr + \
360 (fb_offset_y * 320 + fb_offset_x) * psx_bpp / 8; \
361 unsigned int src = (y + psx_offset_y) * 1024 + x + psx_offset_x; \
362 int dst_stride = 320 * psx_bpp / 8; \
a72ac803 363 int len = psx_src_width * psx_bpp / 8; \
02ee7e24 364 int i; \
365 \
366 pcnt_start(PCNT_BLIT); \
367 \
a72ac803 368 for (i = psx_src_height; i > 0; i--, src += psx_step * 1024, dst += dst_stride) { \
02ee7e24 369 src &= 1024*512-1; \
370 blitfunc(dst, vram + src, len); \
371 } \
372 \
373 if (psx_bpp == 16) { \
374 pl_vout_buf = g_menuscreen_ptr; \
6469a8c4 375 pl_print_hud(fb_offset_x); \
02ee7e24 376 } \
377 \
378 g_menuscreen_ptr = fb_flip(); \
a92f6af1 379 pl_rearmed_cbs.flip_cnt++; \
02ee7e24 380 \
381 pcnt_end(PCNT_BLIT); \
382}
383
384make_flip_func(raw_flip_soft, memcpy)
385make_flip_func(raw_flip_soft_368, blit320_368)
386make_flip_func(raw_flip_soft_512, blit320_512)
387make_flip_func(raw_flip_soft_640, blit320_640)
388
6469a8c4 389void *plat_gvideo_set_mode(int *w_, int *h_, int *bpp_)
55b0eeea 390{
02ee7e24 391 int poff_w, poff_h, w_max;
6469a8c4 392 int w = *w_, h = *h_, bpp = *bpp_;
55b0eeea 393
a72ac803 394 if (!w || !h || !bpp)
02ee7e24 395 return NULL;
55b0eeea 396
02ee7e24 397 printf("psx mode: %dx%d@%d\n", w, h, bpp);
a72ac803 398 psx_width = w;
399 psx_height = h;
400 psx_bpp = bpp;
55b0eeea 401
a72ac803 402 switch (w + (bpp != 16) + !soft_scaling) {
02ee7e24 403 case 640:
404 pl_rearmed_cbs.pl_vout_raw_flip = raw_flip_soft_640;
405 w_max = 640;
406 break;
407 case 512:
408 pl_rearmed_cbs.pl_vout_raw_flip = raw_flip_soft_512;
409 w_max = 512;
410 break;
411 case 384:
412 case 368:
413 pl_rearmed_cbs.pl_vout_raw_flip = raw_flip_soft_368;
414 w_max = 368;
415 break;
416 default:
417 pl_rearmed_cbs.pl_vout_raw_flip = have_warm ? raw_flip_dma : raw_flip_soft;
418 w_max = 320;
419 break;
55b0eeea 420 }
421
02ee7e24 422 psx_step = 1;
423 if (h > 256) {
424 psx_step = 2;
425 h /= 2;
426 }
427
428 poff_w = poff_h = 0;
429 if (w > w_max) {
430 poff_w = w / 2 - w_max / 2;
431 w = w_max;
432 }
433 fb_offset_x = 0;
434 if (w < 320)
435 fb_offset_x = 320/2 - w / 2;
436 if (h > 240) {
437 poff_h = h / 2 - 240/2;
438 h = 240;
439 }
440 fb_offset_y = 240/2 - h / 2;
441
442 psx_offset_x = poff_w;
443 psx_offset_y = poff_h;
a72ac803 444 psx_src_width = w;
445 psx_src_height = h;
02ee7e24 446
447 if (fb_offset_x || fb_offset_y) {
448 // not fullscreen, must clear borders
449 memset(g_menuscreen_ptr, 0, 320*240 * psx_bpp/8);
450 g_menuscreen_ptr = fb_flip();
451 memset(g_menuscreen_ptr, 0, 320*240 * psx_bpp/8);
452 }
453
454 pollux_changemode(bpp, 1);
455
221be40d 456 pl_set_gun_rect(fb_offset_x, fb_offset_y, w > 320 ? 320 : w, h);
457
6469a8c4 458 // adjust for hud
459 *w_ = 320;
460 *h_ = fb_offset_y + psx_src_height;
461
02ee7e24 462 return NULL;
55b0eeea 463}
464
6469a8c4 465/* not really used, we do raw_flip */
ab423939 466void plat_gvideo_open(int is_pal)
6469a8c4 467{
468}
469
470void *plat_gvideo_flip(void)
41f55c9f 471{
472 return NULL;
473}
474
6469a8c4 475void plat_gvideo_close(void)
476{
477}
478
0b6c6da8 479static void save_multiple_regs(unsigned int *dest, int base, int count)
480{
481 const volatile unsigned int *regs = memregl + base / 4;
482 int i;
483
484 for (i = 0; i < count; i++)
485 dest[i] = regs[i];
486}
487
488static void restore_multiple_regs(int base, const unsigned int *src, int count)
489{
490 volatile unsigned int *regs = memregl + base / 4;
491 int i;
492
493 for (i = 0; i < count; i++)
494 regs[i] = src[i];
495}
496
55b0eeea 497void plat_init(void)
498{
499 const char *main_fb_name = "/dev/fb0";
500 struct fb_fix_screeninfo fbfix;
501 int rate, timer_div, timer_div2;
502 int fbdev, ret, warm_ret;
221be40d 503 FILE *f;
55b0eeea 504
505 memdev = open("/dev/mem", O_RDWR);
506 if (memdev == -1) {
507 perror("open(/dev/mem) failed");
508 exit(1);
509 }
510
511 memregs = mmap(0, 0x20000, PROT_READ|PROT_WRITE, MAP_SHARED, memdev, 0xc0000000);
512 if (memregs == MAP_FAILED) {
513 perror("mmap(memregs) failed");
514 exit(1);
515 }
516 memregl = (volatile void *)memregs;
517
0b6c6da8 518 // save video regs of both MLCs
519 save_multiple_regs(saved_video_regs[0], 0x4058, ARRAY_SIZE(saved_video_regs[0]));
520 save_multiple_regs(saved_video_regs[1], 0x4458, ARRAY_SIZE(saved_video_regs[1]));
521
55b0eeea 522 fbdev = open(main_fb_name, O_RDWR);
523 if (fbdev == -1) {
524 fprintf(stderr, "%s: ", main_fb_name);
525 perror("open");
526 exit(1);
527 }
528
529 ret = ioctl(fbdev, FBIOGET_FSCREENINFO, &fbfix);
530 if (ret == -1) {
531 perror("ioctl(fbdev) failed");
532 exit(1);
533 }
534 printf("framebuffer: \"%s\" @ %08lx\n", fbfix.id, fbfix.smem_start);
535 fb_paddrs[0] = fbfix.smem_start;
536 fb_paddrs[1] = fb_paddrs[0] + 320*240*4; // leave space for 24bpp
537
0b6c6da8 538 fb_vaddrs[0] = mmap(0, FB_VRAM_SIZE, PROT_READ|PROT_WRITE,
55b0eeea 539 MAP_SHARED, memdev, fb_paddrs[0]);
540 if (fb_vaddrs[0] == MAP_FAILED) {
541 perror("mmap(fb_vaddrs) failed");
542 exit(1);
543 }
544 fb_vaddrs[1] = (char *)fb_vaddrs[0] + 320*240*4;
545
a72ac803 546 memset(fb_vaddrs[0], 0, FB_VRAM_SIZE);
55b0eeea 547 pollux_changemode(16, 0);
548 g_menuscreen_w = 320;
549 g_menuscreen_h = 240;
550 g_menuscreen_ptr = fb_flip();
551
55b0eeea 552 warm_ret = warm_init();
02ee7e24 553 have_warm = warm_ret == 0;
55b0eeea 554 warm_change_cb_upper(WCB_B_BIT, 1);
555
556 /* some firmwares have sys clk on PLL0, we can't adjust CPU clock
557 * by reprogramming the PLL0 then, as it overclocks system bus */
558 if ((memregl[0xf000>>2] & 0x03000030) == 0x01000000)
559 cpu_clock_allowed = 1;
560 else {
561 cpu_clock_allowed = 0;
562 fprintf(stderr, "unexpected PLL config (%08x), overclocking disabled\n",
563 memregl[0xf000>>2]);
564 }
565
566 /* find what PLL1 runs at, for the timer */
567 rate = decode_pll(memregl[0xf008>>2]);
568 printf("PLL1 @ %dHz\n", rate);
569
570 /* setup timer */
571 timer_div = (rate + 500000) / 1000000;
572 timer_div2 = 0;
573 while (timer_div > 256) {
574 timer_div /= 2;
575 timer_div2++;
576 }
577 if (1 <= timer_div && timer_div <= 256 && timer_div2 < 4) {
578 int timer_rate = (rate >> timer_div2) / timer_div;
579 if (TIMER_REG(0x08) & 8) {
580 fprintf(stderr, "warning: timer in use, overriding!\n");
581 timer_cleanup();
582 }
583 if (timer_rate != 1000000)
584 fprintf(stderr, "warning: timer drift %d us\n", timer_rate - 1000000);
585
586 timer_div2 = (timer_div2 + 3) & 3;
587 TIMER_REG(0x44) = ((timer_div - 1) << 4) | 2; /* using PLL1 */
588 TIMER_REG(0x40) = 0x0c; /* clocks on */
589 TIMER_REG(0x08) = 0x68 | timer_div2; /* run timer, clear irq, latch value */
590 }
591 else
592 fprintf(stderr, "warning: could not make use of timer\n");
593
594 /* setup DMA */
595 DMA_REG(0x0c) = 0x20000; // pending IRQ clear
596
597 battdev = open("/dev/pollux_batt", O_RDONLY);
598 if (battdev < 0)
599 perror("Warning: could't open pollux_batt");
600
221be40d 601 f = fopen("/dev/accel", "rb");
602 if (f) {
603 printf("detected Caanoo\n");
604 gp2x_dev_id = GP2X_DEV_CAANOO;
605 fclose(f);
606 }
607 else {
608 printf("detected Wiz\n");
609 gp2x_dev_id = GP2X_DEV_WIZ;
221be40d 610 }
611
9b4bd105 612 in_tsbutton_init();
b07c18e8 613 in_evdev_init(in_evdev_defbinds);
9b4bd105 614 if (gp2x_dev_id == GP2X_DEV_CAANOO)
615 caanoo_init();
b07c18e8 616 else
617 wiz_init();
9b4bd105 618
221be40d 619 mixerdev = open("/dev/mixer", O_RDWR);
620 if (mixerdev == -1)
621 perror("open(/dev/mixer)");
622
02ee7e24 623 pl_rearmed_cbs.pl_vout_raw_flip = have_warm ? raw_flip_dma : raw_flip_soft;
55b0eeea 624 pl_rearmed_cbs.pl_vout_set_raw_vram = pl_vout_set_raw_vram;
625
a72ac803 626 psx_src_width = 320;
627 psx_src_height = 240;
55b0eeea 628 psx_bpp = 16;
bb88ec28 629
630 pl_rearmed_cbs.screen_w = 320;
631 pl_rearmed_cbs.screen_h = 240;
55b0eeea 632}
633
634void plat_finish(void)
635{
636 warm_finish();
637 timer_cleanup();
0b6c6da8 638
639 memset(fb_vaddrs[0], 0, FB_VRAM_SIZE);
640 restore_multiple_regs(0x4058, saved_video_regs[0], ARRAY_SIZE(saved_video_regs[0]));
641 restore_multiple_regs(0x4458, saved_video_regs[1], ARRAY_SIZE(saved_video_regs[1]));
642 memregl[0x4058>>2] |= 0x10;
643 memregl[0x4458>>2] |= 0x10;
644 munmap(fb_vaddrs[0], FB_VRAM_SIZE);
645 close(fbdev);
55b0eeea 646
647 if (battdev >= 0)
648 close(battdev);
221be40d 649 if (mixerdev >= 0)
650 close(mixerdev);
55b0eeea 651 munmap((void *)memregs, 0x20000);
652 close(memdev);
653}
654
55b0eeea 655/* Caanoo stuff, perhaps move later */
55b0eeea 656static const char * const caanoo_keys[KEY_MAX + 1] = {
657 [0 ... KEY_MAX] = NULL,
658 [KEY_UP] = "Up",
659 [KEY_LEFT] = "Left",
660 [KEY_RIGHT] = "Right",
661 [KEY_DOWN] = "Down",
662 [BTN_TRIGGER] = "A",
663 [BTN_THUMB] = "X",
664 [BTN_THUMB2] = "B",
665 [BTN_TOP] = "Y",
666 [BTN_TOP2] = "L",
667 [BTN_PINKIE] = "R",
668 [BTN_BASE] = "Home",
669 [BTN_BASE2] = "Lock",
670 [BTN_BASE3] = "I",
671 [BTN_BASE4] = "II",
672 [BTN_BASE5] = "Push",
673};
674
b944a30e 675struct haptic_data {
676 int count;
677 struct {
678 short time, strength;
679 } actions[120];
680};
681
682#define HAPTIC_IOCTL_MAGIC 'I'
683#define HAPTIC_PLAY_PATTERN _IOW(HAPTIC_IOCTL_MAGIC, 4, struct haptic_data)
684#define HAPTIC_INDIVIDUAL_MODE _IOW(HAPTIC_IOCTL_MAGIC, 5, unsigned int)
685#define HAPTIC_SET_VIB_LEVEL _IOW(HAPTIC_IOCTL_MAGIC, 9, unsigned int)
686
687static int hapticdev = -1;
3a40ff14 688static struct haptic_data haptic_seq[2];
b944a30e 689
3a40ff14 690static int haptic_read(const char *fname, struct haptic_data *data)
b944a30e 691{
692 int i, ret, v1, v2;
693 char buf[128], *p;
694 FILE *f;
695
3a40ff14 696 f = fopen(fname, "r");
b944a30e 697 if (f == NULL) {
6469a8c4 698 fprintf(stderr, "fopen(%s)", fname);
3a40ff14 699 perror("");
b944a30e 700 return -1;
701 }
702
3a40ff14 703 for (i = 0; i < sizeof(data->actions) / sizeof(data->actions[0]); ) {
b944a30e 704 p = fgets(buf, sizeof(buf), f);
705 if (p == NULL)
706 break;
707 while (*p != 0 && *p == ' ')
708 p++;
709 if (*p == 0 || *p == ';' || *p == '#')
710 continue;
711
712 ret = sscanf(buf, "%d %d", &v1, &v2);
713 if (ret != 2) {
714 fprintf(stderr, "can't parse: %s", buf);
715 continue;
716 }
717
3a40ff14 718 data->actions[i].time = v1;
719 data->actions[i].strength = v2;
b944a30e 720 i++;
721 }
722 fclose(f);
723
724 if (i == 0) {
3a40ff14 725 fprintf(stderr, "bad haptic file: %s\n", fname);
b944a30e 726 return -1;
727 }
3a40ff14 728 data->count = i;
729
730 return 0;
731}
732
733static int haptic_init(void)
734{
735 int ret, i;
736
737 ret = haptic_read("haptic_w.cfg", &haptic_seq[0]);
738 if (ret != 0)
739 return -1;
740 ret = haptic_read("haptic_s.cfg", &haptic_seq[1]);
741 if (ret != 0)
742 return -1;
b944a30e 743
744 hapticdev = open("/dev/isa1200", O_RDWR | O_NONBLOCK);
745 if (hapticdev == -1) {
746 perror("open(/dev/isa1200)");
747 return -1;
748 }
749
750 i = 0;
751 ret = ioctl(hapticdev, HAPTIC_INDIVIDUAL_MODE, &i); /* use 2 of them */
752 i = 3;
753 ret |= ioctl(hapticdev, HAPTIC_SET_VIB_LEVEL, &i); /* max */
754 if (ret != 0) {
755 fprintf(stderr, "haptic ioctls failed\n");
756 close(hapticdev);
757 hapticdev = -1;
758 return -1;
759 }
760
761 return 0;
762}
763
3a40ff14 764void plat_trigger_vibrate(int is_strong)
b944a30e 765{
766 int ret;
767
768 if (hapticdev == -2)
769 return; // it's broken
770 if (hapticdev < 0) {
771 ret = haptic_init();
772 if (ret < 0) {
773 hapticdev = -2;
774 return;
775 }
776 }
777
3a40ff14 778 ioctl(hapticdev, HAPTIC_PLAY_PATTERN, &haptic_seq[!!is_strong]);
b944a30e 779}
780
b07c18e8 781static void caanoo_init(void)
782{
783 in_probe();
784 in_set_config(in_name_to_id("evdev:pollux-analog"), IN_CFG_KEY_NAMES,
785 caanoo_keys, sizeof(caanoo_keys));
786}
787
221be40d 788/* Wiz stuff */
b07c18e8 789static const struct in_default_bind in_gp2x_defbinds[] =
221be40d 790{
791 /* MXYZ SACB RLDU */
792 { GP2X_BTN_UP, IN_BINDTYPE_PLAYER12, DKEY_UP },
793 { GP2X_BTN_DOWN, IN_BINDTYPE_PLAYER12, DKEY_DOWN },
794 { GP2X_BTN_LEFT, IN_BINDTYPE_PLAYER12, DKEY_LEFT },
795 { GP2X_BTN_RIGHT, IN_BINDTYPE_PLAYER12, DKEY_RIGHT },
796 { GP2X_BTN_X, IN_BINDTYPE_PLAYER12, DKEY_CROSS },
797 { GP2X_BTN_B, IN_BINDTYPE_PLAYER12, DKEY_CIRCLE },
798 { GP2X_BTN_A, IN_BINDTYPE_PLAYER12, DKEY_SQUARE },
799 { GP2X_BTN_Y, IN_BINDTYPE_PLAYER12, DKEY_TRIANGLE },
800 { GP2X_BTN_L, IN_BINDTYPE_PLAYER12, DKEY_L1 },
801 { GP2X_BTN_R, IN_BINDTYPE_PLAYER12, DKEY_R1 },
802 { GP2X_BTN_START, IN_BINDTYPE_PLAYER12, DKEY_START },
803 { GP2X_BTN_SELECT, IN_BINDTYPE_EMU, SACTION_ENTER_MENU },
804 { GP2X_BTN_VOL_UP, IN_BINDTYPE_EMU, SACTION_VOLUME_UP },
805 { GP2X_BTN_VOL_DOWN, IN_BINDTYPE_EMU, SACTION_VOLUME_DOWN },
806 { 0, 0, 0 },
807};
808
809void plat_step_volume(int is_up)
810{
811 static int volume = 50;
812 int ret, val;
813
814 if (mixerdev < 0)
815 return;
816
817 if (is_up) {
818 volume += 5;
819 if (volume > 255) volume = 255;
820 }
821 else {
822 volume -= 5;
823 if (volume < 0) volume = 0;
824 }
825 val = volume;
826 val |= val << 8;
827
828 ret = ioctl(mixerdev, SOUND_MIXER_WRITE_PCM, &val);
829 if (ret == -1)
830 perror("WRITE_PCM");
831}
832
833// unused dummy for in_gp2x
834volatile unsigned short *gp2x_memregs;
835
b07c18e8 836static void wiz_init(void)
55b0eeea 837{
b07c18e8 838 in_gp2x_init(in_gp2x_defbinds);
839 in_probe();
55b0eeea 840}
ARM optimized PCSX fork