libretro: fix option mismatch
[pcsx_rearmed.git] / libpcsxcore / r3000a.c
CommitLineData
ef79bbde
P
1/***************************************************************************
2 * Copyright (C) 2007 Ryan Schultz, PCSX-df Team, PCSX team *
3 * *
4 * This program is free software; you can redistribute it and/or modify *
5 * it under the terms of the GNU General Public License as published by *
6 * the Free Software Foundation; either version 2 of the License, or *
7 * (at your option) any later version. *
8 * *
9 * This program is distributed in the hope that it will be useful, *
10 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
11 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
12 * GNU General Public License for more details. *
13 * *
14 * You should have received a copy of the GNU General Public License *
15 * along with this program; if not, write to the *
16 * Free Software Foundation, Inc., *
17 * 51 Franklin Street, Fifth Floor, Boston, MA 02111-1307 USA. *
18 ***************************************************************************/
19
20/*
21* R3000A CPU functions.
22*/
23
24#include "r3000a.h"
25#include "cdrom.h"
26#include "mdec.h"
27#include "gte.h"
61ad2a61 28#include "psxinterpreter.h"
de74f599 29#include "psxbios.h"
9a0a61d2 30#include "psxevents.h"
905b7c25 31#include "../include/compiler_features.h"
ef79bbde
P
32
33R3000Acpu *psxCpu = NULL;
41e82ad4 34#ifdef DRC_DISABLE
ef79bbde 35psxRegisters psxRegs;
41e82ad4 36#endif
ef79bbde
P
37
38int psxInit() {
41e82ad4 39#ifndef DRC_DISABLE
ef79bbde
P
40 if (Config.Cpu == CPU_INTERPRETER) {
41 psxCpu = &psxInt;
42 } else psxCpu = &psxRec;
43#else
61ad2a61 44 Config.Cpu = CPU_INTERPRETER;
ef79bbde
P
45 psxCpu = &psxInt;
46#endif
47
48 Log = 0;
49
50 if (psxMemInit() == -1) return -1;
51
52 return psxCpu->Init();
53}
54
55void psxReset() {
14b3bd95 56 boolean introBypassed = FALSE;
ef79bbde
P
57 psxMemReset();
58
59 memset(&psxRegs, 0, sizeof(psxRegs));
60
61 psxRegs.pc = 0xbfc00000; // Start in bootstrap
62
bc7c5acb 63 psxRegs.CP0.n.SR = 0x10600000; // COP0 enabled | BEV = 1 | TS = 1
64 psxRegs.CP0.n.PRid = 0x00000002; // PRevID = Revision ID, same as R3000A
7650b754 65 if (Config.HLE) {
66 psxRegs.CP0.n.SR |= 1u << 30; // COP2 enabled
67 psxRegs.CP0.n.SR &= ~(1u << 22); // RAM exception vector
68 }
ef79bbde 69
d5aeda23 70 psxCpu->ApplyConfig();
c24732c0 71 psxCpu->Reset();
72
ef79bbde
P
73 psxHwReset();
74 psxBiosInit();
75
7b75929b 76 if (!Config.HLE) {
ef79bbde 77 psxExecuteBios();
14b3bd95 78 if (psxRegs.pc == 0x80030000 && !Config.SlowBoot) {
7b75929b 79 BiosBootBypass();
14b3bd95 80 introBypassed = TRUE;
81 }
7b75929b 82 }
14b3bd95 83 if (Config.HLE || introBypassed)
84 psxBiosSetupBootState();
ef79bbde
P
85
86#ifdef EMU_LOG
87 EMU_LOG("*BIOS END*\n");
88#endif
89 Log = 0;
90}
91
92void psxShutdown() {
ef79bbde
P
93 psxBiosShutdown();
94
95 psxCpu->Shutdown();
7a8d521f 96
97 psxMemShutdown();
ef79bbde
P
98}
99
6d75addf 100// cp0 is passed separately for lightrec to be less messy
bc7c5acb 101void psxException(u32 cause, enum R3000Abdt bdt, psxCP0Regs *cp0) {
905b7c25 102 u32 opcode = intFakeFetch(psxRegs.pc);
943a507a 103
3d1c03e7 104 if (unlikely(!Config.HLE && (opcode >> 25) == 0x25)) {
665e364a 105 // "hokuto no ken" / "Crash Bandicot 2" ...
106 // BIOS does not allow to return to GTE instructions
107 // (just skips it, supposedly because it's scheduled already)
62656449 108 // so we execute it here
bc7c5acb 109 psxCP2Regs *cp2 = (psxCP2Regs *)(cp0 + 1);
905b7c25 110 psxRegs.code = opcode;
111 psxCP2[opcode & 0x3f](cp2);
665e364a 112 }
113
ef79bbde 114 // Set the Cause
0b1da491 115 cp0->n.Cause = (bdt << 30) | (cp0->n.Cause & 0x700) | cause;
ef79bbde
P
116
117 // Set the EPC & PC
bc7c5acb 118 cp0->n.EPC = bdt ? psxRegs.pc - 4 : psxRegs.pc;
ef79bbde 119
bc7c5acb 120 if (cp0->n.SR & 0x400000)
ef79bbde
P
121 psxRegs.pc = 0xbfc00180;
122 else
123 psxRegs.pc = 0x80000080;
124
bc7c5acb 125 // Set the SR
126 cp0->n.SR = (cp0->n.SR & ~0x3f) | ((cp0->n.SR & 0x0f) << 2);
ef79bbde
P
127}
128
129void psxBranchTest() {
130 if ((psxRegs.cycle - psxNextsCounter) >= psxNextCounter)
131 psxRcntUpdate();
132
9a0a61d2 133 irq_test(&psxRegs.CP0);
ef79bbde 134
9a0a61d2 135 if (unlikely(psxRegs.pc == psxRegs.biosBranchCheck))
de74f599 136 psxBiosCheckBranch();
ef79bbde
P
137}
138
139void psxJumpTest() {
140 if (!Config.HLE && Config.PsxOut) {
141 u32 call = psxRegs.GPR.n.t1 & 0xff;
142 switch (psxRegs.pc & 0x1fffff) {
143 case 0xa0:
144#ifdef PSXBIOS_LOG
145 if (call != 0x28 && call != 0xe) {
146 PSXBIOS_LOG("Bios call a0: %s (%x) %x,%x,%x,%x\n", biosA0n[call], call, psxRegs.GPR.n.a0, psxRegs.GPR.n.a1, psxRegs.GPR.n.a2, psxRegs.GPR.n.a3); }
147#endif
148 if (biosA0[call])
149 biosA0[call]();
150 break;
151 case 0xb0:
152#ifdef PSXBIOS_LOG
153 if (call != 0x17 && call != 0xb) {
154 PSXBIOS_LOG("Bios call b0: %s (%x) %x,%x,%x,%x\n", biosB0n[call], call, psxRegs.GPR.n.a0, psxRegs.GPR.n.a1, psxRegs.GPR.n.a2, psxRegs.GPR.n.a3); }
155#endif
156 if (biosB0[call])
157 biosB0[call]();
158 break;
159 case 0xc0:
160#ifdef PSXBIOS_LOG
161 PSXBIOS_LOG("Bios call c0: %s (%x) %x,%x,%x,%x\n", biosC0n[call], call, psxRegs.GPR.n.a0, psxRegs.GPR.n.a1, psxRegs.GPR.n.a2, psxRegs.GPR.n.a3);
162#endif
163 if (biosC0[call])
164 biosC0[call]();
165 break;
166 }
167 }
168}
169
170void psxExecuteBios() {
7b75929b 171 int i;
da65071f 172 for (i = 0; i < 5000000; i++) {
173 psxCpu->ExecuteBlock(EXEC_CALLER_BOOT);
174 if ((psxRegs.pc & 0xff800000) == 0x80000000)
175 break;
176 }
177 if (psxRegs.pc != 0x80030000)
178 SysPrintf("non-standard BIOS detected (%d, %08x)\n", i, psxRegs.pc);
ef79bbde
P
179}
180
11d23573 181// irq10 stuff, very preliminary
182static int irq10count;
183
184static void psxScheduleIrq10One(u32 cycles_abs) {
185 // schedule relative to frame start
186 u32 c = cycles_abs - rcnts[3].cycleStart;
187 assert((s32)c >= 0);
188 psxRegs.interrupt |= 1 << PSXINT_IRQ10;
189 psxRegs.intCycle[PSXINT_IRQ10].cycle = c;
190 psxRegs.intCycle[PSXINT_IRQ10].sCycle = rcnts[3].cycleStart;
9a0a61d2 191 set_event_raw_abs(PSXINT_IRQ10, cycles_abs);
11d23573 192}
193
194void irq10Interrupt() {
195 u32 prevc = psxRegs.intCycle[PSXINT_IRQ10].sCycle
196 + psxRegs.intCycle[PSXINT_IRQ10].cycle;
197
198 psxHu32ref(0x1070) |= SWAPu32(0x400);
199
200#if 0
201 s32 framec = psxRegs.cycle - rcnts[3].cycleStart;
202 printf("%d:%03d irq10 #%d %3d m=%d,%d\n", frame_counter,
203 (s32)((float)framec / (PSXCLK / 60 / 263.0f)),
204 irq10count, psxRegs.cycle - prevc,
205 (psxRegs.CP0.n.SR & 0x401) != 0x401, !(psxHu32(0x1074) & 0x400));
206#endif
1351a8fb 207 if (--irq10count > 0) {
208 u32 cycles_per_line = Config.PsxType
209 ? PSXCLK / 50 / 314 : PSXCLK / 60 / 263;
210 psxScheduleIrq10One(prevc + cycles_per_line);
211 }
11d23573 212}
213
214void psxScheduleIrq10(int irq_count, int x_cycles, int y) {
215 //printf("%s %d, %d, %d\n", __func__, irq_count, x_cycles, y);
216 u32 cycles_per_frame = Config.PsxType ? PSXCLK / 50 : PSXCLK / 60;
217 u32 cycles = rcnts[3].cycleStart + cycles_per_frame;
218 cycles += y * cycles_per_frame / (Config.PsxType ? 314 : 263);
219 cycles += x_cycles;
220 psxScheduleIrq10One(cycles);
221 irq10count = irq_count;
222}