cc68a136 |
1 | // This is part of Pico Library\r |
2 | \r |
3 | // (c) Copyright 2004 Dave, All rights reserved.\r |
af37bca8 |
4 | // (c) Copyright 2006-2009 notaz, All rights reserved.\r |
cc68a136 |
5 | // Free for non-commercial use.\r |
6 | \r |
7 | // For commercial use, separate licencing terms must be obtained.\r |
8 | \r |
9 | \r |
efcba75f |
10 | #include "pico_int.h"\r |
af37bca8 |
11 | #include "memory.h"\r |
cc68a136 |
12 | \r |
cc68a136 |
13 | #include "sound/ym2612.h"\r |
14 | #include "sound/sn76496.h"\r |
15 | \r |
c8d1e9b6 |
16 | extern unsigned int lastSSRamWrite; // used by serial eeprom code\r |
cc68a136 |
17 | \r |
af37bca8 |
18 | unsigned long m68k_read8_map [0x1000000 >> M68K_MEM_SHIFT];\r |
19 | unsigned long m68k_read16_map [0x1000000 >> M68K_MEM_SHIFT];\r |
20 | unsigned long m68k_write8_map [0x1000000 >> M68K_MEM_SHIFT];\r |
21 | unsigned long m68k_write16_map[0x1000000 >> M68K_MEM_SHIFT];\r |
22 | \r |
23 | static void xmap_set(unsigned long *map, int shift, int start_addr, int end_addr,\r |
24 | void *func_or_mh, int is_func)\r |
25 | {\r |
26 | unsigned long addr = (unsigned long)func_or_mh;\r |
27 | int mask = (1 << shift) - 1;\r |
28 | int i;\r |
29 | \r |
30 | if ((start_addr & mask) != 0 || (end_addr & mask) != mask) {\r |
31 | elprintf(EL_STATUS|EL_ANOMALY, "xmap_set: tried to map bad range: %06x-%06x",\r |
32 | start_addr, end_addr);\r |
33 | return;\r |
34 | }\r |
35 | \r |
36 | if (addr & 1) {\r |
37 | elprintf(EL_STATUS|EL_ANOMALY, "xmap_set: ptr is not aligned: %08lx", addr);\r |
38 | return;\r |
39 | }\r |
40 | \r |
41 | if (!is_func)\r |
42 | addr -= start_addr;\r |
43 | \r |
44 | for (i = start_addr >> shift; i <= end_addr >> shift; i++) {\r |
45 | map[i] = addr >> 1;\r |
46 | if (is_func)\r |
47 | map[i] |= 1 << (sizeof(addr) * 8 - 1);\r |
48 | }\r |
49 | }\r |
50 | \r |
51 | void z80_map_set(unsigned long *map, int start_addr, int end_addr,\r |
52 | void *func_or_mh, int is_func)\r |
53 | {\r |
54 | xmap_set(map, Z80_MEM_SHIFT, start_addr, end_addr, func_or_mh, is_func);\r |
55 | }\r |
56 | \r |
57 | void cpu68k_map_set(unsigned long *map, int start_addr, int end_addr,\r |
58 | void *func_or_mh, int is_func)\r |
59 | {\r |
60 | xmap_set(map, M68K_MEM_SHIFT, start_addr, end_addr, func_or_mh, is_func);\r |
61 | }\r |
62 | \r |
63 | // more specialized/optimized function (does same as above)\r |
64 | void cpu68k_map_all_ram(int start_addr, int end_addr, void *ptr, int is_sub)\r |
65 | {\r |
66 | unsigned long *r8map, *r16map, *w8map, *w16map;\r |
67 | unsigned long addr = (unsigned long)ptr;\r |
68 | int shift = M68K_MEM_SHIFT;\r |
69 | int i;\r |
70 | \r |
71 | if (!is_sub) {\r |
72 | r8map = m68k_read8_map;\r |
73 | r16map = m68k_read16_map;\r |
74 | w8map = m68k_write8_map;\r |
75 | w16map = m68k_write16_map;\r |
76 | } else {\r |
77 | r8map = s68k_read8_map;\r |
78 | r16map = s68k_read16_map;\r |
79 | w8map = s68k_write8_map;\r |
80 | w16map = s68k_write16_map;\r |
81 | }\r |
82 | \r |
83 | addr -= start_addr;\r |
84 | addr >>= 1;\r |
85 | for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r |
86 | r8map[i] = r16map[i] = w8map[i] = w16map[i] = addr;\r |
87 | }\r |
88 | \r |
89 | static u32 m68k_unmapped_read8(u32 a)\r |
90 | {\r |
91 | elprintf(EL_UIO, "m68k unmapped r8 [%06x] @%06x", a, SekPc);\r |
92 | return 0; // assume pulldown, as if MegaCD2 was attached\r |
93 | }\r |
94 | \r |
95 | static u32 m68k_unmapped_read16(u32 a)\r |
96 | {\r |
97 | elprintf(EL_UIO, "m68k unmapped r16 [%06x] @%06x", a, SekPc);\r |
98 | return 0;\r |
99 | }\r |
100 | \r |
101 | static void m68k_unmapped_write8(u32 a, u32 d)\r |
102 | {\r |
103 | elprintf(EL_UIO, "m68k unmapped w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);\r |
104 | }\r |
105 | \r |
106 | static void m68k_unmapped_write16(u32 a, u32 d)\r |
107 | {\r |
108 | elprintf(EL_UIO, "m68k unmapped w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);\r |
109 | }\r |
110 | \r |
111 | void m68k_map_unmap(int start_addr, int end_addr)\r |
112 | {\r |
113 | unsigned long addr;\r |
114 | int shift = M68K_MEM_SHIFT;\r |
115 | int i;\r |
116 | \r |
117 | addr = (unsigned long)m68k_unmapped_read8;\r |
118 | for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r |
119 | m68k_read8_map[i] = (addr >> 1) | (1 << 31);\r |
120 | \r |
121 | addr = (unsigned long)m68k_unmapped_read16;\r |
122 | for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r |
123 | m68k_read16_map[i] = (addr >> 1) | (1 << 31);\r |
124 | \r |
125 | addr = (unsigned long)m68k_unmapped_write8;\r |
126 | for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r |
127 | m68k_write8_map[i] = (addr >> 1) | (1 << 31);\r |
128 | \r |
129 | addr = (unsigned long)m68k_unmapped_write16;\r |
130 | for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r |
131 | m68k_write16_map[i] = (addr >> 1) | (1 << 31);\r |
132 | }\r |
133 | \r |
134 | MAKE_68K_READ8(m68k_read8, m68k_read8_map)\r |
135 | MAKE_68K_READ16(m68k_read16, m68k_read16_map)\r |
136 | MAKE_68K_READ32(m68k_read32, m68k_read16_map)\r |
137 | MAKE_68K_WRITE8(m68k_write8, m68k_write8_map)\r |
138 | MAKE_68K_WRITE16(m68k_write16, m68k_write16_map)\r |
139 | MAKE_68K_WRITE32(m68k_write32, m68k_write16_map)\r |
140 | \r |
141 | // -----------------------------------------------------------------\r |
142 | \r |
143 | static u32 ym2612_read_local_68k(void);\r |
144 | static int ym2612_write_local(u32 a, u32 d, int is_from_z80);\r |
145 | static void z80_mem_setup(void);\r |
cc68a136 |
146 | \r |
147 | \r |
03e4f2a3 |
148 | #ifdef EMU_CORE_DEBUG\r |
cc68a136 |
149 | u32 lastread_a, lastread_d[16]={0,}, lastwrite_cyc_d[16]={0,}, lastwrite_mus_d[16]={0,};\r |
150 | int lrp_cyc=0, lrp_mus=0, lwp_cyc=0, lwp_mus=0;\r |
151 | extern unsigned int ppop;\r |
152 | #endif\r |
153 | \r |
4f65685b |
154 | #ifdef IO_STATS\r |
155 | void log_io(unsigned int addr, int bits, int rw);\r |
dca310c4 |
156 | #elif defined(_MSC_VER)\r |
157 | #define log_io\r |
4f65685b |
158 | #else\r |
159 | #define log_io(...)\r |
160 | #endif\r |
161 | \r |
70357ce5 |
162 | #if defined(EMU_C68K)\r |
cc68a136 |
163 | static __inline int PicoMemBase(u32 pc)\r |
164 | {\r |
165 | int membase=0;\r |
166 | \r |
167 | if (pc<Pico.romsize+4)\r |
168 | {\r |
169 | membase=(int)Pico.rom; // Program Counter in Rom\r |
170 | }\r |
171 | else if ((pc&0xe00000)==0xe00000)\r |
172 | {\r |
173 | membase=(int)Pico.ram-(pc&0xff0000); // Program Counter in Ram\r |
174 | }\r |
175 | else\r |
176 | {\r |
177 | // Error - Program Counter is invalid\r |
178 | membase=(int)Pico.rom;\r |
179 | }\r |
180 | \r |
181 | return membase;\r |
182 | }\r |
183 | #endif\r |
184 | \r |
185 | \r |
406c96c5 |
186 | PICO_INTERNAL u32 PicoCheckPc(u32 pc)\r |
cc68a136 |
187 | {\r |
188 | u32 ret=0;\r |
189 | #if defined(EMU_C68K)\r |
3aa1e148 |
190 | pc-=PicoCpuCM68k.membase; // Get real pc\r |
0af33fe0 |
191 | // pc&=0xfffffe;\r |
192 | pc&=~1;\r |
193 | if ((pc<<8) == 0)\r |
69996cb7 |
194 | {\r |
f8af9634 |
195 | elprintf(EL_STATUS|EL_ANOMALY, "%i:%03i: game crash detected @ %06x\n",\r |
196 | Pico.m.frame_count, Pico.m.scanline, SekPc);\r |
197 | return (int)Pico.rom + Pico.romsize; // common crash condition, may happen with bad ROMs\r |
69996cb7 |
198 | }\r |
cc68a136 |
199 | \r |
3aa1e148 |
200 | PicoCpuCM68k.membase=PicoMemBase(pc&0x00ffffff);\r |
201 | PicoCpuCM68k.membase-=pc&0xff000000;\r |
cc68a136 |
202 | \r |
3aa1e148 |
203 | ret = PicoCpuCM68k.membase+pc;\r |
cc68a136 |
204 | #endif\r |
205 | return ret;\r |
206 | }\r |
207 | \r |
208 | \r |
2aa27095 |
209 | PICO_INTERNAL void PicoInitPc(u32 pc)\r |
cc68a136 |
210 | {\r |
211 | PicoCheckPc(pc);\r |
cc68a136 |
212 | }\r |
213 | \r |
cc68a136 |
214 | // -----------------------------------------------------------------\r |
af37bca8 |
215 | // memmap helpers\r |
cc68a136 |
216 | \r |
af37bca8 |
217 | static int PadRead(int i)\r |
e5503e2f |
218 | {\r |
219 | int pad,value,data_reg;\r |
5f9a0d16 |
220 | pad=~PicoPadInt[i]; // Get inverse of pad MXYZ SACB RLDU\r |
e5503e2f |
221 | data_reg=Pico.ioports[i+1];\r |
222 | \r |
223 | // orr the bits, which are set as output\r |
224 | value = data_reg&(Pico.ioports[i+4]|0x80);\r |
225 | \r |
602133e1 |
226 | if (PicoOpt & POPT_6BTN_PAD)\r |
227 | {\r |
e5503e2f |
228 | int phase = Pico.m.padTHPhase[i];\r |
229 | \r |
230 | if(phase == 2 && !(data_reg&0x40)) { // TH\r |
231 | value|=(pad&0xc0)>>2; // ?0SA 0000\r |
232 | return value;\r |
233 | } else if(phase == 3) {\r |
234 | if(data_reg&0x40)\r |
235 | value|=(pad&0x30)|((pad>>8)&0xf); // ?1CB MXYZ\r |
236 | else\r |
237 | value|=((pad&0xc0)>>2)|0x0f; // ?0SA 1111\r |
238 | return value;\r |
239 | }\r |
240 | }\r |
241 | \r |
242 | if(data_reg&0x40) // TH\r |
243 | value|=(pad&0x3f); // ?1CB RLDU\r |
244 | else value|=((pad&0xc0)>>2)|(pad&3); // ?0SA 00DU\r |
245 | \r |
246 | return value; // will mirror later\r |
247 | }\r |
248 | \r |
af37bca8 |
249 | static u32 io_ports_read(u32 a)\r |
cc68a136 |
250 | {\r |
af37bca8 |
251 | u32 d;\r |
252 | a = (a>>1) & 0xf;\r |
253 | switch (a) {\r |
254 | case 0: d = Pico.m.hardware; break; // Hardware value (Version register)\r |
255 | case 1: d = PadRead(0); break;\r |
256 | case 2: d = PadRead(1); break;\r |
257 | default: d = Pico.ioports[a]; break; // IO ports can be used as RAM\r |
7969166e |
258 | }\r |
af37bca8 |
259 | return d;\r |
cc68a136 |
260 | }\r |
cc68a136 |
261 | \r |
af37bca8 |
262 | static void io_ports_write(u32 a, u32 d)\r |
9dc09829 |
263 | {\r |
af37bca8 |
264 | a = (a>>1) & 0xf;\r |
265 | \r |
266 | // 6 button gamepad: if TH went from 0 to 1, gamepad changes state\r |
267 | if (1 <= a && a <= 2 && (PicoOpt & POPT_6BTN_PAD))\r |
268 | {\r |
269 | Pico.m.padDelay[a - 1] = 0;\r |
270 | if (!(Pico.ioports[a] & 0x40) && (d & 0x40))\r |
271 | Pico.m.padTHPhase[a - 1]++;\r |
9dc09829 |
272 | }\r |
af37bca8 |
273 | \r |
274 | // cartain IO ports can be used as RAM\r |
275 | Pico.ioports[a] = d;\r |
9dc09829 |
276 | }\r |
277 | \r |
af37bca8 |
278 | static void ctl_write_z80busreq(u32 d)\r |
7969166e |
279 | {\r |
af37bca8 |
280 | d&=1; d^=1;\r |
281 | elprintf(EL_BUSREQ, "set_zrun: %i->%i [%i] @%06x", Pico.m.z80Run, d, SekCyclesDone(), SekPc);\r |
282 | if (d ^ Pico.m.z80Run)\r |
283 | {\r |
284 | if (d)\r |
285 | {\r |
286 | z80_cycle_cnt = cycles_68k_to_z80(SekCyclesDone());\r |
287 | }\r |
288 | else\r |
289 | {\r |
290 | z80stopCycle = SekCyclesDone();\r |
291 | if ((PicoOpt&POPT_EN_Z80) && !Pico.m.z80_reset)\r |
292 | PicoSyncZ80(z80stopCycle);\r |
293 | }\r |
294 | Pico.m.z80Run = d;\r |
7969166e |
295 | }\r |
af37bca8 |
296 | }\r |
297 | \r |
298 | static void ctl_write_z80reset(u32 d)\r |
299 | {\r |
300 | d&=1; d^=1;\r |
301 | elprintf(EL_BUSREQ, "set_zreset: %i->%i [%i] @%06x", Pico.m.z80_reset, d, SekCyclesDone(), SekPc);\r |
302 | if (d ^ Pico.m.z80_reset)\r |
303 | {\r |
304 | if (d)\r |
305 | {\r |
306 | if ((PicoOpt&POPT_EN_Z80) && Pico.m.z80Run)\r |
307 | PicoSyncZ80(SekCyclesDone());\r |
308 | YM2612ResetChip();\r |
309 | timers_reset();\r |
7969166e |
310 | }\r |
af37bca8 |
311 | else\r |
312 | {\r |
313 | z80_cycle_cnt = cycles_68k_to_z80(SekCyclesDone());\r |
314 | z80_reset();\r |
7969166e |
315 | }\r |
af37bca8 |
316 | Pico.m.z80_reset = d;\r |
7969166e |
317 | }\r |
318 | }\r |
cc68a136 |
319 | \r |
af37bca8 |
320 | // -----------------------------------------------------------------\r |
fa1e5e29 |
321 | \r |
af37bca8 |
322 | // cart (save) RAM area (usually 0x200000 - ...)\r |
323 | static u32 PicoRead8_sram(u32 a)\r |
324 | {\r |
af37bca8 |
325 | u32 d;\r |
45f2f245 |
326 | if (SRam.start <= a && a <= SRam.end && (Pico.m.sram_reg & SRR_MAPPED))\r |
af37bca8 |
327 | {\r |
45f2f245 |
328 | if (SRam.flags & SRF_EEPROM) {\r |
af37bca8 |
329 | d = EEPROM_read();\r |
45f2f245 |
330 | if (!(a & 1))\r |
331 | d >>= 8;\r |
332 | } else\r |
af37bca8 |
333 | d = *(u8 *)(SRam.data - SRam.start + a);\r |
45f2f245 |
334 | elprintf(EL_SRAMIO, "sram r8 [%06x] %02x @ %06x", a, d, SekPc);\r |
af37bca8 |
335 | return d;\r |
336 | }\r |
cc68a136 |
337 | \r |
45f2f245 |
338 | // XXX: this is banking unfriendly\r |
af37bca8 |
339 | if (a < Pico.romsize)\r |
340 | return Pico.rom[a ^ 1];\r |
341 | \r |
342 | return m68k_unmapped_read8(a);\r |
343 | }\r |
cc68a136 |
344 | \r |
af37bca8 |
345 | static u32 PicoRead16_sram(u32 a)\r |
cc68a136 |
346 | {\r |
af37bca8 |
347 | u32 d;\r |
45f2f245 |
348 | if (SRam.end >= a && a >= SRam.start && (Pico.m.sram_reg & SRR_MAPPED))\r |
af37bca8 |
349 | {\r |
45f2f245 |
350 | if (SRam.flags & SRF_EEPROM)\r |
af37bca8 |
351 | d = EEPROM_read();\r |
45f2f245 |
352 | else {\r |
af37bca8 |
353 | u8 *pm = (u8 *)(SRam.data - SRam.start + a);\r |
354 | d = pm[0] << 8;\r |
355 | d |= pm[1];\r |
356 | }\r |
357 | elprintf(EL_SRAMIO, "sram r16 [%06x] %04x @ %06x", a, d, SekPc);\r |
358 | return d;\r |
359 | }\r |
cc68a136 |
360 | \r |
af37bca8 |
361 | if (a < Pico.romsize)\r |
362 | return *(u16 *)(Pico.rom + a);\r |
cc68a136 |
363 | \r |
af37bca8 |
364 | return m68k_unmapped_read16(a);\r |
365 | }\r |
cc68a136 |
366 | \r |
af37bca8 |
367 | static void PicoWrite8_sram(u32 a, u32 d)\r |
368 | {\r |
45f2f245 |
369 | if (a > SRam.end || a < SRam.start || !(Pico.m.sram_reg & SRR_MAPPED)) {\r |
370 | m68k_unmapped_write8(a, d);\r |
371 | return;\r |
372 | }\r |
373 | \r |
374 | elprintf(EL_SRAMIO, "sram w8 [%06x] %02x @ %06x", a, d & 0xff, SekPc);\r |
375 | if (SRam.flags & SRF_EEPROM)\r |
af37bca8 |
376 | {\r |
45f2f245 |
377 | EEPROM_write8(a, d);\r |
cc68a136 |
378 | }\r |
45f2f245 |
379 | else {\r |
380 | u8 *pm = (u8 *)(SRam.data - SRam.start + a);\r |
af37bca8 |
381 | if (*pm != (u8)d) {\r |
382 | SRam.changed = 1;\r |
383 | *pm = (u8)d;\r |
384 | }\r |
385 | }\r |
386 | }\r |
cc68a136 |
387 | \r |
af37bca8 |
388 | static void PicoWrite16_sram(u32 a, u32 d)\r |
389 | {\r |
45f2f245 |
390 | if (a > SRam.end || a < SRam.start || !(Pico.m.sram_reg & SRR_MAPPED)) {\r |
391 | m68k_unmapped_write16(a, d);\r |
392 | return;\r |
393 | }\r |
394 | \r |
395 | elprintf(EL_SRAMIO, "sram w16 [%06x] %04x @ %06x", a, d & 0xffff, SekPc);\r |
396 | if (SRam.flags & SRF_EEPROM)\r |
397 | {\r |
398 | EEPROM_write16(d);\r |
399 | }\r |
400 | else {\r |
401 | // XXX: hardware could easily use MSB too..\r |
402 | u8 *pm = (u8 *)(SRam.data - SRam.start + a);\r |
403 | if (*pm != (u8)d) {\r |
404 | SRam.changed = 1;\r |
405 | *pm = (u8)d;\r |
406 | }\r |
407 | }\r |
af37bca8 |
408 | }\r |
cc68a136 |
409 | \r |
af37bca8 |
410 | // z80 area (0xa00000 - 0xa0ffff)\r |
411 | // TODO: verify mirrors VDP and bank reg (bank area mirroring verified)\r |
412 | static u32 PicoRead8_z80(u32 a)\r |
413 | {\r |
414 | u32 d = 0xff;\r |
415 | if ((Pico.m.z80Run & 1) || Pico.m.z80_reset) {\r |
416 | elprintf(EL_ANOMALY, "68k z80 read with no bus! [%06x] @ %06x", a, SekPc);\r |
417 | // open bus. Pulled down if MegaCD2 is attached.\r |
418 | return 0;\r |
419 | }\r |
c060a9ab |
420 | \r |
af37bca8 |
421 | if ((a & 0x4000) == 0x0000)\r |
422 | d = Pico.zram[a & 0x1fff];\r |
423 | else if ((a & 0x6000) == 0x4000) // 0x4000-0x5fff\r |
424 | d = ym2612_read_local_68k(); \r |
425 | else\r |
426 | elprintf(EL_UIO|EL_ANOMALY, "68k bad read [%06x] @%06x", a, SekPc);\r |
427 | return d;\r |
428 | }\r |
b542be46 |
429 | \r |
af37bca8 |
430 | static u32 PicoRead16_z80(u32 a)\r |
431 | {\r |
432 | u32 d = PicoRead8_z80(a);\r |
433 | return d | (d << 8);\r |
434 | }\r |
435 | \r |
436 | static void PicoWrite8_z80(u32 a, u32 d)\r |
437 | {\r |
438 | if ((Pico.m.z80Run & 1) || Pico.m.z80_reset) {\r |
439 | // verified on real hw\r |
440 | elprintf(EL_ANOMALY, "68k z80 write with no bus or reset! [%06x] %02x @ %06x", a, d&0xff, SekPc);\r |
441 | return;\r |
442 | }\r |
443 | \r |
444 | if ((a & 0x4000) == 0x0000) { // z80 RAM\r |
445 | SekCyclesBurn(2); // hack\r |
446 | Pico.zram[a & 0x1fff] = (u8)d;\r |
447 | return;\r |
448 | }\r |
449 | if ((a & 0x6000) == 0x4000) { // FM Sound\r |
450 | if (PicoOpt & POPT_EN_FM)\r |
451 | emustatus |= ym2612_write_local(a&3, d&0xff, 0)&1;\r |
452 | return;\r |
453 | }\r |
454 | // TODO: probably other VDP access too? Maybe more mirrors?\r |
455 | if ((a & 0x7ff9) == 0x7f11) { // PSG Sound\r |
456 | if (PicoOpt & POPT_EN_PSG)\r |
457 | SN76496Write(d);\r |
458 | return;\r |
459 | }\r |
460 | #if !defined(_ASM_MEMORY_C) || defined(_ASM_MEMORY_C_AMIPS)\r |
461 | if ((a & 0x7f00) == 0x6000) // Z80 BANK register\r |
462 | {\r |
463 | Pico.m.z80_bank68k >>= 1;\r |
464 | Pico.m.z80_bank68k |= d << 8;\r |
465 | Pico.m.z80_bank68k &= 0x1ff; // 9 bits and filled in the new top one\r |
466 | elprintf(EL_Z80BNK, "z80 bank=%06x", Pico.m.z80_bank68k << 15);\r |
467 | return;\r |
cc68a136 |
468 | }\r |
469 | #endif\r |
af37bca8 |
470 | elprintf(EL_UIO|EL_ANOMALY, "68k bad write [%06x] %02x @ %06x", a, d&0xff, SekPc);\r |
cc68a136 |
471 | }\r |
472 | \r |
af37bca8 |
473 | static void PicoWrite16_z80(u32 a, u32 d)\r |
cc68a136 |
474 | {\r |
af37bca8 |
475 | // for RAM, only most significant byte is sent\r |
476 | // TODO: verify remaining accesses\r |
477 | PicoWrite8_z80(a, d >> 8);\r |
478 | }\r |
cc68a136 |
479 | \r |
af37bca8 |
480 | // IO/control area (0xa10000 - 0xa1ffff)\r |
481 | u32 PicoRead8_io(u32 a)\r |
482 | {\r |
483 | u32 d;\r |
cc68a136 |
484 | \r |
af37bca8 |
485 | if ((a & 0xffe0) == 0x0000) { // I/O ports\r |
486 | d = io_ports_read(a);\r |
cc68a136 |
487 | goto end;\r |
488 | }\r |
cc68a136 |
489 | \r |
af37bca8 |
490 | // faking open bus (MegaCD pulldowns don't work here curiously)\r |
491 | d = Pico.m.rotate++;\r |
492 | d ^= d << 6;\r |
cc68a136 |
493 | \r |
af37bca8 |
494 | // bit8 seems to be readable in this range\r |
495 | if ((a & 0xfc01) == 0x1000)\r |
496 | d &= ~0x01;\r |
cc68a136 |
497 | \r |
af37bca8 |
498 | if ((a & 0xff01) == 0x1100) { // z80 busreq (verified)\r |
499 | d |= (Pico.m.z80Run | Pico.m.z80_reset) & 1;\r |
500 | elprintf(EL_BUSREQ, "get_zrun: %02x [%i] @%06x", d, SekCyclesDone(), SekPc);\r |
501 | goto end;\r |
cc68a136 |
502 | }\r |
af37bca8 |
503 | \r |
be2c4208 |
504 | if (!(PicoOpt & POPT_DIS_32X)) {\r |
505 | d = PicoRead8_32x(a);\r |
506 | goto end;\r |
507 | }\r |
508 | \r |
af37bca8 |
509 | d = m68k_unmapped_read8(a);\r |
510 | end:\r |
cc68a136 |
511 | return d;\r |
512 | }\r |
513 | \r |
af37bca8 |
514 | u32 PicoRead16_io(u32 a)\r |
cc68a136 |
515 | {\r |
af37bca8 |
516 | u32 d;\r |
cc68a136 |
517 | \r |
af37bca8 |
518 | if ((a & 0xffe0) == 0x0000) { // I/O ports\r |
519 | d = io_ports_read(a);\r |
cc68a136 |
520 | goto end;\r |
521 | }\r |
522 | \r |
af37bca8 |
523 | // faking open bus\r |
524 | d = (Pico.m.rotate += 0x41);\r |
525 | d ^= (d << 5) ^ (d << 8);\r |
cc68a136 |
526 | \r |
af37bca8 |
527 | // bit8 seems to be readable in this range\r |
528 | if ((a & 0xfc00) == 0x1000)\r |
529 | d &= ~0x0100;\r |
cc68a136 |
530 | \r |
af37bca8 |
531 | if ((a & 0xff00) == 0x1100) { // z80 busreq\r |
532 | d |= ((Pico.m.z80Run | Pico.m.z80_reset) & 1) << 8;\r |
533 | elprintf(EL_BUSREQ, "get_zrun: %04x [%i] @%06x", d, SekCyclesDone(), SekPc);\r |
534 | goto end;\r |
cc68a136 |
535 | }\r |
af37bca8 |
536 | \r |
be2c4208 |
537 | if (!(PicoOpt & POPT_DIS_32X)) {\r |
538 | d = PicoRead16_32x(a);\r |
539 | goto end;\r |
540 | }\r |
541 | \r |
af37bca8 |
542 | d = m68k_unmapped_read16(a);\r |
543 | end:\r |
cc68a136 |
544 | return d;\r |
545 | }\r |
cc68a136 |
546 | \r |
af37bca8 |
547 | void PicoWrite8_io(u32 a, u32 d)\r |
548 | {\r |
549 | if ((a & 0xffe1) == 0x0001) { // I/O ports (verified: only LSB!)\r |
550 | io_ports_write(a, d);\r |
551 | return;\r |
552 | }\r |
553 | if ((a & 0xff01) == 0x1100) { // z80 busreq\r |
554 | ctl_write_z80busreq(d);\r |
555 | return;\r |
556 | }\r |
557 | if ((a & 0xff01) == 0x1200) { // z80 reset\r |
558 | ctl_write_z80reset(d);\r |
559 | return;\r |
560 | }\r |
561 | if (a == 0xa130f1) { // sram access register\r |
562 | elprintf(EL_SRAMIO, "sram reg=%02x", d);\r |
45f2f245 |
563 | Pico.m.sram_reg &= ~(SRR_MAPPED|SRR_READONLY);\r |
564 | Pico.m.sram_reg |= (u8)(d & 3);\r |
af37bca8 |
565 | return;\r |
566 | }\r |
be2c4208 |
567 | if (!(PicoOpt & POPT_DIS_32X)) {\r |
568 | PicoWrite8_32x(a, d);\r |
569 | return;\r |
570 | }\r |
571 | \r |
af37bca8 |
572 | m68k_unmapped_write8(a, d);\r |
573 | }\r |
cc68a136 |
574 | \r |
af37bca8 |
575 | void PicoWrite16_io(u32 a, u32 d)\r |
cc68a136 |
576 | {\r |
af37bca8 |
577 | if ((a & 0xffe0) == 0x0000) { // I/O ports (verified: only LSB!)\r |
578 | io_ports_write(a, d);\r |
579 | return;\r |
580 | }\r |
581 | if ((a & 0xff00) == 0x1100) { // z80 busreq\r |
582 | ctl_write_z80busreq(d >> 8);\r |
583 | return;\r |
584 | }\r |
585 | if ((a & 0xff00) == 0x1200) { // z80 reset\r |
586 | ctl_write_z80reset(d >> 8);\r |
587 | return;\r |
588 | }\r |
589 | if (a == 0xa130f0) { // sram access register\r |
590 | elprintf(EL_SRAMIO, "sram reg=%02x", d);\r |
45f2f245 |
591 | Pico.m.sram_reg &= ~(SRR_MAPPED|SRR_READONLY);\r |
592 | Pico.m.sram_reg |= (u8)(d & 3);\r |
af37bca8 |
593 | return;\r |
594 | }\r |
be2c4208 |
595 | if (!(PicoOpt & POPT_DIS_32X)) {\r |
596 | PicoWrite16_32x(a, d);\r |
597 | return;\r |
598 | }\r |
af37bca8 |
599 | m68k_unmapped_write16(a, d);\r |
600 | }\r |
cc68a136 |
601 | \r |
af37bca8 |
602 | // VDP area (0xc00000 - 0xdfffff)\r |
603 | // TODO: verify if lower byte goes to PSG on word writes\r |
604 | static u32 PicoRead8_vdp(u32 a)\r |
605 | {\r |
606 | if ((a & 0x00e0) == 0x0000)\r |
607 | return PicoVideoRead8(a);\r |
cc68a136 |
608 | \r |
af37bca8 |
609 | elprintf(EL_UIO|EL_ANOMALY, "68k bad read [%06x] @%06x", a, SekPc);\r |
610 | return 0;\r |
cc68a136 |
611 | }\r |
612 | \r |
af37bca8 |
613 | static u32 PicoRead16_vdp(u32 a)\r |
cc68a136 |
614 | {\r |
af37bca8 |
615 | if ((a & 0x00e0) == 0x0000)\r |
616 | return PicoVideoRead(a);\r |
cc68a136 |
617 | \r |
af37bca8 |
618 | elprintf(EL_UIO|EL_ANOMALY, "68k bad read [%06x] @%06x", a, SekPc);\r |
619 | return 0;\r |
cc68a136 |
620 | }\r |
621 | \r |
af37bca8 |
622 | static void PicoWrite8_vdp(u32 a, u32 d)\r |
cc68a136 |
623 | {\r |
af37bca8 |
624 | if ((a & 0x00f9) == 0x0011) { // PSG Sound\r |
625 | if (PicoOpt & POPT_EN_PSG)\r |
626 | SN76496Write(d);\r |
cc68a136 |
627 | return;\r |
628 | }\r |
af37bca8 |
629 | if ((a & 0x00e0) == 0x0000) {\r |
630 | d &= 0xff;\r |
631 | PicoVideoWrite(a, d | (d << 8));\r |
b542be46 |
632 | return;\r |
633 | }\r |
634 | \r |
af37bca8 |
635 | elprintf(EL_UIO|EL_ANOMALY, "68k bad write [%06x] %02x @%06x", a, d & 0xff, SekPc);\r |
cc68a136 |
636 | }\r |
637 | \r |
af37bca8 |
638 | static void PicoWrite16_vdp(u32 a, u32 d)\r |
639 | {\r |
640 | if ((a & 0x00f9) == 0x0010) { // PSG Sound\r |
641 | if (PicoOpt & POPT_EN_PSG)\r |
642 | SN76496Write(d);\r |
643 | return;\r |
644 | }\r |
645 | if ((a & 0x00e0) == 0x0000) {\r |
646 | PicoVideoWrite(a, d);\r |
647 | return;\r |
648 | }\r |
649 | \r |
650 | elprintf(EL_UIO|EL_ANOMALY, "68k bad write [%06x] %04x @%06x", a, d & 0xffff, SekPc);\r |
651 | }\r |
cc68a136 |
652 | \r |
653 | // -----------------------------------------------------------------\r |
f53f286a |
654 | \r |
9037e45d |
655 | #ifdef EMU_M68K\r |
656 | static void m68k_mem_setup(void);\r |
657 | #endif\r |
658 | \r |
f8ef8ff7 |
659 | PICO_INTERNAL void PicoMemSetup(void)\r |
660 | {\r |
af37bca8 |
661 | int mask, rs, a;\r |
662 | \r |
663 | // setup the memory map\r |
664 | cpu68k_map_set(m68k_read8_map, 0x000000, 0xffffff, m68k_unmapped_read8, 1);\r |
665 | cpu68k_map_set(m68k_read16_map, 0x000000, 0xffffff, m68k_unmapped_read16, 1);\r |
666 | cpu68k_map_set(m68k_write8_map, 0x000000, 0xffffff, m68k_unmapped_write8, 1);\r |
667 | cpu68k_map_set(m68k_write16_map, 0x000000, 0xffffff, m68k_unmapped_write16, 1);\r |
668 | \r |
669 | // ROM\r |
670 | // align to bank size. We know ROM loader allocated enough for this\r |
671 | mask = (1 << M68K_MEM_SHIFT) - 1;\r |
672 | rs = (Pico.romsize + mask) & ~mask;\r |
673 | cpu68k_map_set(m68k_read8_map, 0x000000, rs - 1, Pico.rom, 0);\r |
674 | cpu68k_map_set(m68k_read16_map, 0x000000, rs - 1, Pico.rom, 0);\r |
675 | \r |
676 | // Common case of on-cart (save) RAM, usually at 0x200000-...\r |
45f2f245 |
677 | if ((SRam.flags & SRF_ENABLED) && SRam.data != NULL) {\r |
678 | rs = SRam.end - SRam.start;\r |
af37bca8 |
679 | rs = (rs + mask) & ~mask;\r |
680 | if (SRam.start + rs >= 0x1000000)\r |
681 | rs = 0x1000000 - SRam.start;\r |
682 | cpu68k_map_set(m68k_read8_map, SRam.start, SRam.start + rs - 1, PicoRead8_sram, 1);\r |
683 | cpu68k_map_set(m68k_read16_map, SRam.start, SRam.start + rs - 1, PicoRead16_sram, 1);\r |
684 | cpu68k_map_set(m68k_write8_map, SRam.start, SRam.start + rs - 1, PicoWrite8_sram, 1);\r |
685 | cpu68k_map_set(m68k_write16_map, SRam.start, SRam.start + rs - 1, PicoWrite16_sram, 1);\r |
686 | }\r |
687 | \r |
688 | // Z80 region\r |
689 | cpu68k_map_set(m68k_read8_map, 0xa00000, 0xa0ffff, PicoRead8_z80, 1);\r |
690 | cpu68k_map_set(m68k_read16_map, 0xa00000, 0xa0ffff, PicoRead16_z80, 1);\r |
691 | cpu68k_map_set(m68k_write8_map, 0xa00000, 0xa0ffff, PicoWrite8_z80, 1);\r |
692 | cpu68k_map_set(m68k_write16_map, 0xa00000, 0xa0ffff, PicoWrite16_z80, 1);\r |
693 | \r |
694 | // IO/control region\r |
695 | cpu68k_map_set(m68k_read8_map, 0xa10000, 0xa1ffff, PicoRead8_io, 1);\r |
696 | cpu68k_map_set(m68k_read16_map, 0xa10000, 0xa1ffff, PicoRead16_io, 1);\r |
697 | cpu68k_map_set(m68k_write8_map, 0xa10000, 0xa1ffff, PicoWrite8_io, 1);\r |
698 | cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, PicoWrite16_io, 1);\r |
699 | \r |
700 | // VDP region\r |
701 | for (a = 0xc00000; a < 0xe00000; a += 0x010000) {\r |
702 | if ((a & 0xe700e0) != 0xc00000)\r |
703 | continue;\r |
704 | cpu68k_map_set(m68k_read8_map, a, a + 0xffff, PicoRead8_vdp, 1);\r |
705 | cpu68k_map_set(m68k_read16_map, a, a + 0xffff, PicoRead16_vdp, 1);\r |
706 | cpu68k_map_set(m68k_write8_map, a, a + 0xffff, PicoWrite8_vdp, 1);\r |
707 | cpu68k_map_set(m68k_write16_map, a, a + 0xffff, PicoWrite16_vdp, 1);\r |
708 | }\r |
709 | \r |
710 | // RAM and it's mirrors\r |
711 | for (a = 0xe00000; a < 0x1000000; a += 0x010000) {\r |
712 | cpu68k_map_set(m68k_read8_map, a, a + 0xffff, Pico.ram, 0);\r |
713 | cpu68k_map_set(m68k_read16_map, a, a + 0xffff, Pico.ram, 0);\r |
714 | cpu68k_map_set(m68k_write8_map, a, a + 0xffff, Pico.ram, 0);\r |
715 | cpu68k_map_set(m68k_write16_map, a, a + 0xffff, Pico.ram, 0);\r |
716 | }\r |
717 | \r |
cc68a136 |
718 | // Setup memory callbacks:\r |
70357ce5 |
719 | #ifdef EMU_C68K\r |
af37bca8 |
720 | PicoCpuCM68k.checkpc = PicoCheckPc;\r |
721 | PicoCpuCM68k.fetch8 = PicoCpuCM68k.read8 = m68k_read8;\r |
722 | PicoCpuCM68k.fetch16 = PicoCpuCM68k.read16 = m68k_read16;\r |
723 | PicoCpuCM68k.fetch32 = PicoCpuCM68k.read32 = m68k_read32;\r |
724 | PicoCpuCM68k.write8 = m68k_write8;\r |
725 | PicoCpuCM68k.write16 = m68k_write16;\r |
726 | PicoCpuCM68k.write32 = m68k_write32;\r |
cc68a136 |
727 | #endif\r |
70357ce5 |
728 | #ifdef EMU_F68K\r |
af37bca8 |
729 | PicoCpuFM68k.read_byte = m68k_read8;\r |
730 | PicoCpuFM68k.read_word = m68k_read16;\r |
731 | PicoCpuFM68k.read_long = m68k_read32;\r |
732 | PicoCpuFM68k.write_byte = m68k_write8;\r |
733 | PicoCpuFM68k.write_word = m68k_write16;\r |
734 | PicoCpuFM68k.write_long = m68k_write32;\r |
3aa1e148 |
735 | \r |
736 | // setup FAME fetchmap\r |
737 | {\r |
738 | int i;\r |
9037e45d |
739 | // by default, point everything to first 64k of ROM\r |
3aa1e148 |
740 | for (i = 0; i < M68K_FETCHBANK1; i++)\r |
741 | PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom - (i<<(24-FAMEC_FETCHBITS));\r |
742 | // now real ROM\r |
743 | for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < Pico.romsize; i++)\r |
744 | PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom;\r |
745 | // .. and RAM\r |
746 | for (i = M68K_FETCHBANK1*14/16; i < M68K_FETCHBANK1; i++)\r |
747 | PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.ram - (i<<(24-FAMEC_FETCHBITS));\r |
748 | }\r |
70357ce5 |
749 | #endif\r |
9037e45d |
750 | #ifdef EMU_M68K\r |
751 | m68k_mem_setup();\r |
752 | #endif\r |
c8d1e9b6 |
753 | \r |
754 | z80_mem_setup();\r |
cc68a136 |
755 | }\r |
756 | \r |
cc68a136 |
757 | #ifdef EMU_M68K\r |
9037e45d |
758 | unsigned int (*pm68k_read_memory_8) (unsigned int address) = NULL;\r |
759 | unsigned int (*pm68k_read_memory_16)(unsigned int address) = NULL;\r |
760 | unsigned int (*pm68k_read_memory_32)(unsigned int address) = NULL;\r |
761 | void (*pm68k_write_memory_8) (unsigned int address, unsigned char value) = NULL;\r |
762 | void (*pm68k_write_memory_16)(unsigned int address, unsigned short value) = NULL;\r |
763 | void (*pm68k_write_memory_32)(unsigned int address, unsigned int value) = NULL;\r |
cc68a136 |
764 | \r |
9037e45d |
765 | /* it appears that Musashi doesn't always mask the unused bits */\r |
766 | unsigned int m68k_read_memory_8 (unsigned int address) { return pm68k_read_memory_8 (address) & 0xff; }\r |
767 | unsigned int m68k_read_memory_16(unsigned int address) { return pm68k_read_memory_16(address) & 0xffff; }\r |
768 | unsigned int m68k_read_memory_32(unsigned int address) { return pm68k_read_memory_32(address); }\r |
769 | void m68k_write_memory_8 (unsigned int address, unsigned int value) { pm68k_write_memory_8 (address, (u8)value); }\r |
770 | void m68k_write_memory_16(unsigned int address, unsigned int value) { pm68k_write_memory_16(address,(u16)value); }\r |
771 | void m68k_write_memory_32(unsigned int address, unsigned int value) { pm68k_write_memory_32(address, value); }\r |
9037e45d |
772 | \r |
773 | static void m68k_mem_setup(void)\r |
774 | {\r |
af37bca8 |
775 | pm68k_read_memory_8 = m68k_read8;\r |
776 | pm68k_read_memory_16 = m68k_read16;\r |
777 | pm68k_read_memory_32 = m68k_read32;\r |
778 | pm68k_write_memory_8 = m68k_write8;\r |
779 | pm68k_write_memory_16 = m68k_write16;\r |
780 | pm68k_write_memory_32 = m68k_write32;\r |
cc68a136 |
781 | }\r |
cc68a136 |
782 | #endif // EMU_M68K\r |
783 | \r |
784 | \r |
4b9c5888 |
785 | // -----------------------------------------------------------------\r |
786 | \r |
4b9c5888 |
787 | static int get_scanline(int is_from_z80)\r |
788 | {\r |
789 | if (is_from_z80) {\r |
790 | int cycles = z80_cyclesDone();\r |
791 | while (cycles - z80_scanline_cycles >= 228)\r |
792 | z80_scanline++, z80_scanline_cycles += 228;\r |
793 | return z80_scanline;\r |
794 | }\r |
795 | \r |
2aa27095 |
796 | return Pico.m.scanline;\r |
4b9c5888 |
797 | }\r |
798 | \r |
48dc74f2 |
799 | /* probably should not be in this file, but it's near related code here */\r |
43e6eaad |
800 | void ym2612_sync_timers(int z80_cycles, int mode_old, int mode_new)\r |
801 | {\r |
802 | int xcycles = z80_cycles << 8;\r |
803 | \r |
804 | /* check for overflows */\r |
805 | if ((mode_old & 4) && xcycles > timer_a_next_oflow)\r |
806 | ym2612.OPN.ST.status |= 1;\r |
807 | \r |
808 | if ((mode_old & 8) && xcycles > timer_b_next_oflow)\r |
809 | ym2612.OPN.ST.status |= 2;\r |
810 | \r |
811 | /* update timer a */\r |
812 | if (mode_old & 1)\r |
e53704e6 |
813 | while (xcycles > timer_a_next_oflow)\r |
43e6eaad |
814 | timer_a_next_oflow += timer_a_step;\r |
815 | \r |
816 | if ((mode_old ^ mode_new) & 1) // turning on/off\r |
817 | {\r |
48dc74f2 |
818 | if (mode_old & 1)\r |
e53704e6 |
819 | timer_a_next_oflow = TIMER_NO_OFLOW;\r |
43e6eaad |
820 | else\r |
48dc74f2 |
821 | timer_a_next_oflow = xcycles + timer_a_step;\r |
43e6eaad |
822 | }\r |
823 | if (mode_new & 1)\r |
824 | elprintf(EL_YMTIMER, "timer a upd to %i @ %i", timer_a_next_oflow>>8, z80_cycles);\r |
825 | \r |
826 | /* update timer b */\r |
827 | if (mode_old & 2)\r |
e53704e6 |
828 | while (xcycles > timer_b_next_oflow)\r |
43e6eaad |
829 | timer_b_next_oflow += timer_b_step;\r |
830 | \r |
831 | if ((mode_old ^ mode_new) & 2)\r |
832 | {\r |
48dc74f2 |
833 | if (mode_old & 2)\r |
e53704e6 |
834 | timer_b_next_oflow = TIMER_NO_OFLOW;\r |
43e6eaad |
835 | else\r |
48dc74f2 |
836 | timer_b_next_oflow = xcycles + timer_b_step;\r |
43e6eaad |
837 | }\r |
838 | if (mode_new & 2)\r |
839 | elprintf(EL_YMTIMER, "timer b upd to %i @ %i", timer_b_next_oflow>>8, z80_cycles);\r |
840 | }\r |
841 | \r |
4b9c5888 |
842 | // ym2612 DAC and timer I/O handlers for z80\r |
af37bca8 |
843 | static int ym2612_write_local(u32 a, u32 d, int is_from_z80)\r |
4b9c5888 |
844 | {\r |
845 | int addr;\r |
846 | \r |
847 | a &= 3;\r |
848 | if (a == 1 && ym2612.OPN.ST.address == 0x2a) /* DAC data */\r |
849 | {\r |
850 | int scanline = get_scanline(is_from_z80);\r |
851 | //elprintf(EL_STATUS, "%03i -> %03i dac w %08x z80 %i", PsndDacLine, scanline, d, is_from_z80);\r |
852 | ym2612.dacout = ((int)d - 0x80) << 6;\r |
853 | if (PsndOut && ym2612.dacen && scanline >= PsndDacLine)\r |
854 | PsndDoDAC(scanline);\r |
855 | return 0;\r |
856 | }\r |
857 | \r |
858 | switch (a)\r |
859 | {\r |
860 | case 0: /* address port 0 */\r |
861 | ym2612.OPN.ST.address = d;\r |
862 | ym2612.addr_A1 = 0;\r |
863 | #ifdef __GP2X__\r |
864 | if (PicoOpt & POPT_EXT_FM) YM2612Write_940(a, d, -1);\r |
865 | #endif\r |
866 | return 0;\r |
867 | \r |
868 | case 1: /* data port 0 */\r |
869 | if (ym2612.addr_A1 != 0)\r |
870 | return 0;\r |
871 | \r |
872 | addr = ym2612.OPN.ST.address;\r |
873 | ym2612.REGS[addr] = d;\r |
874 | \r |
875 | switch (addr)\r |
876 | {\r |
877 | case 0x24: // timer A High 8\r |
878 | case 0x25: { // timer A Low 2\r |
879 | int TAnew = (addr == 0x24) ? ((ym2612.OPN.ST.TA & 0x03)|(((int)d)<<2))\r |
880 | : ((ym2612.OPN.ST.TA & 0x3fc)|(d&3));\r |
881 | if (ym2612.OPN.ST.TA != TAnew)\r |
882 | {\r |
883 | //elprintf(EL_STATUS, "timer a set %i", TAnew);\r |
884 | ym2612.OPN.ST.TA = TAnew;\r |
e53704e6 |
885 | //ym2612.OPN.ST.TAC = (1024-TAnew)*18;\r |
4b9c5888 |
886 | //ym2612.OPN.ST.TAT = 0;\r |
48dc74f2 |
887 | timer_a_step = TIMER_A_TICK_ZCYCLES * (1024 - TAnew);\r |
43e6eaad |
888 | if (ym2612.OPN.ST.mode & 1) {\r |
48dc74f2 |
889 | // this is not right, should really be done on overflow only\r |
4b9c5888 |
890 | int cycles = is_from_z80 ? z80_cyclesDone() : cycles_68k_to_z80(SekCyclesDone());\r |
891 | timer_a_next_oflow = (cycles << 8) + timer_a_step;\r |
4b9c5888 |
892 | }\r |
43e6eaad |
893 | elprintf(EL_YMTIMER, "timer a set to %i, %i", 1024 - TAnew, timer_a_next_oflow>>8);\r |
4b9c5888 |
894 | }\r |
895 | return 0;\r |
896 | }\r |
897 | case 0x26: // timer B\r |
898 | if (ym2612.OPN.ST.TB != d) {\r |
899 | //elprintf(EL_STATUS, "timer b set %i", d);\r |
900 | ym2612.OPN.ST.TB = d;\r |
e53704e6 |
901 | //ym2612.OPN.ST.TBC = (256-d) * 288;\r |
4b9c5888 |
902 | //ym2612.OPN.ST.TBT = 0;\r |
48dc74f2 |
903 | timer_b_step = TIMER_B_TICK_ZCYCLES * (256 - d); // 262800\r |
43e6eaad |
904 | if (ym2612.OPN.ST.mode & 2) {\r |
905 | int cycles = is_from_z80 ? z80_cyclesDone() : cycles_68k_to_z80(SekCyclesDone());\r |
906 | timer_b_next_oflow = (cycles << 8) + timer_b_step;\r |
907 | }\r |
908 | elprintf(EL_YMTIMER, "timer b set to %i, %i", 256 - d, timer_b_next_oflow>>8);\r |
4b9c5888 |
909 | }\r |
910 | return 0;\r |
911 | case 0x27: { /* mode, timer control */\r |
912 | int old_mode = ym2612.OPN.ST.mode;\r |
43e6eaad |
913 | int cycles = is_from_z80 ? z80_cyclesDone() : cycles_68k_to_z80(SekCyclesDone());\r |
914 | ym2612.OPN.ST.mode = d;\r |
4b9c5888 |
915 | \r |
43e6eaad |
916 | elprintf(EL_YMTIMER, "st mode %02x", d);\r |
917 | ym2612_sync_timers(cycles, old_mode, d);\r |
4b9c5888 |
918 | \r |
43e6eaad |
919 | /* reset Timer a flag */\r |
920 | if (d & 0x10)\r |
921 | ym2612.OPN.ST.status &= ~1;\r |
4b9c5888 |
922 | \r |
923 | /* reset Timer b flag */\r |
924 | if (d & 0x20)\r |
925 | ym2612.OPN.ST.status &= ~2;\r |
926 | \r |
43e6eaad |
927 | if ((d ^ old_mode) & 0xc0) {\r |
4b9c5888 |
928 | #ifdef __GP2X__\r |
52250671 |
929 | if (PicoOpt & POPT_EXT_FM) return YM2612Write_940(a, d, get_scanline(is_from_z80));\r |
4b9c5888 |
930 | #endif\r |
43e6eaad |
931 | return 1;\r |
932 | }\r |
4b9c5888 |
933 | return 0;\r |
934 | }\r |
935 | case 0x2b: { /* DAC Sel (YM2612) */\r |
936 | int scanline = get_scanline(is_from_z80);\r |
937 | ym2612.dacen = d & 0x80;\r |
938 | if (d & 0x80) PsndDacLine = scanline;\r |
939 | #ifdef __GP2X__\r |
940 | if (PicoOpt & POPT_EXT_FM) YM2612Write_940(a, d, scanline);\r |
941 | #endif\r |
942 | return 0;\r |
943 | }\r |
944 | }\r |
945 | break;\r |
946 | \r |
947 | case 2: /* address port 1 */\r |
948 | ym2612.OPN.ST.address = d;\r |
949 | ym2612.addr_A1 = 1;\r |
950 | #ifdef __GP2X__\r |
951 | if (PicoOpt & POPT_EXT_FM) YM2612Write_940(a, d, -1);\r |
952 | #endif\r |
953 | return 0;\r |
954 | \r |
955 | case 3: /* data port 1 */\r |
956 | if (ym2612.addr_A1 != 1)\r |
957 | return 0;\r |
958 | \r |
959 | addr = ym2612.OPN.ST.address | 0x100;\r |
960 | ym2612.REGS[addr] = d;\r |
961 | break;\r |
962 | }\r |
963 | \r |
964 | #ifdef __GP2X__\r |
965 | if (PicoOpt & POPT_EXT_FM)\r |
966 | return YM2612Write_940(a, d, get_scanline(is_from_z80));\r |
967 | #endif\r |
968 | return YM2612Write_(a, d);\r |
969 | }\r |
970 | \r |
453d2a6e |
971 | \r |
43e6eaad |
972 | #define ym2612_read_local() \\r |
973 | if (xcycles >= timer_a_next_oflow) \\r |
974 | ym2612.OPN.ST.status |= (ym2612.OPN.ST.mode >> 2) & 1; \\r |
975 | if (xcycles >= timer_b_next_oflow) \\r |
976 | ym2612.OPN.ST.status |= (ym2612.OPN.ST.mode >> 2) & 2\r |
977 | \r |
c8d1e9b6 |
978 | static u32 MEMH_FUNC ym2612_read_local_z80(void)\r |
4b9c5888 |
979 | {\r |
980 | int xcycles = z80_cyclesDone() << 8;\r |
4b9c5888 |
981 | \r |
43e6eaad |
982 | ym2612_read_local();\r |
983 | \r |
984 | elprintf(EL_YMTIMER, "timer z80 read %i, sched %i, %i @ %i|%i", ym2612.OPN.ST.status,\r |
985 | timer_a_next_oflow>>8, timer_b_next_oflow>>8, xcycles >> 8, (xcycles >> 8) / 228);\r |
986 | return ym2612.OPN.ST.status;\r |
987 | }\r |
988 | \r |
af37bca8 |
989 | static u32 ym2612_read_local_68k(void)\r |
43e6eaad |
990 | {\r |
991 | int xcycles = cycles_68k_to_z80(SekCyclesDone()) << 8;\r |
992 | \r |
993 | ym2612_read_local();\r |
994 | \r |
995 | elprintf(EL_YMTIMER, "timer 68k read %i, sched %i, %i @ %i|%i", ym2612.OPN.ST.status,\r |
996 | timer_a_next_oflow>>8, timer_b_next_oflow>>8, xcycles >> 8, (xcycles >> 8) / 228);\r |
4b9c5888 |
997 | return ym2612.OPN.ST.status;\r |
998 | }\r |
999 | \r |
d2721b08 |
1000 | void ym2612_pack_state(void)\r |
1001 | {\r |
e53704e6 |
1002 | // timers are saved as tick counts, in 16.16 int format\r |
1003 | int tac, tat = 0, tbc, tbt = 0;\r |
1004 | tac = 1024 - ym2612.OPN.ST.TA;\r |
1005 | tbc = 256 - ym2612.OPN.ST.TB;\r |
1006 | if (timer_a_next_oflow != TIMER_NO_OFLOW)\r |
1007 | tat = (int)((double)(timer_a_step - timer_a_next_oflow) / (double)timer_a_step * tac * 65536);\r |
1008 | if (timer_b_next_oflow != TIMER_NO_OFLOW)\r |
1009 | tbt = (int)((double)(timer_b_step - timer_b_next_oflow) / (double)timer_b_step * tbc * 65536);\r |
1010 | elprintf(EL_YMTIMER, "save: timer a %i/%i", tat >> 16, tac);\r |
1011 | elprintf(EL_YMTIMER, "save: timer b %i/%i", tbt >> 16, tbc);\r |
1012 | \r |
d2721b08 |
1013 | #ifdef __GP2X__\r |
1014 | if (PicoOpt & POPT_EXT_FM)\r |
e4fb433c |
1015 | YM2612PicoStateSave2_940(tat, tbt);\r |
d2721b08 |
1016 | else\r |
1017 | #endif\r |
e53704e6 |
1018 | YM2612PicoStateSave2(tat, tbt);\r |
d2721b08 |
1019 | }\r |
1020 | \r |
453d2a6e |
1021 | void ym2612_unpack_state(void)\r |
1022 | {\r |
e53704e6 |
1023 | int i, ret, tac, tat, tbc, tbt;\r |
453d2a6e |
1024 | YM2612PicoStateLoad();\r |
1025 | \r |
1026 | // feed all the registers and update internal state\r |
db49317b |
1027 | for (i = 0x20; i < 0xA0; i++) {\r |
453d2a6e |
1028 | ym2612_write_local(0, i, 0);\r |
1029 | ym2612_write_local(1, ym2612.REGS[i], 0);\r |
1030 | }\r |
db49317b |
1031 | for (i = 0x30; i < 0xA0; i++) {\r |
1032 | ym2612_write_local(2, i, 0);\r |
1033 | ym2612_write_local(3, ym2612.REGS[i|0x100], 0);\r |
1034 | }\r |
1035 | for (i = 0xAF; i >= 0xA0; i--) { // must apply backwards\r |
1036 | ym2612_write_local(2, i, 0);\r |
1037 | ym2612_write_local(3, ym2612.REGS[i|0x100], 0);\r |
1038 | ym2612_write_local(0, i, 0);\r |
1039 | ym2612_write_local(1, ym2612.REGS[i], 0);\r |
1040 | }\r |
1041 | for (i = 0xB0; i < 0xB8; i++) {\r |
1042 | ym2612_write_local(0, i, 0);\r |
1043 | ym2612_write_local(1, ym2612.REGS[i], 0);\r |
453d2a6e |
1044 | ym2612_write_local(2, i, 0);\r |
1045 | ym2612_write_local(3, ym2612.REGS[i|0x100], 0);\r |
1046 | }\r |
d2721b08 |
1047 | \r |
1048 | #ifdef __GP2X__\r |
1049 | if (PicoOpt & POPT_EXT_FM)\r |
e4fb433c |
1050 | ret = YM2612PicoStateLoad2_940(&tat, &tbt);\r |
d2721b08 |
1051 | else\r |
1052 | #endif\r |
1053 | ret = YM2612PicoStateLoad2(&tat, &tbt);\r |
db49317b |
1054 | if (ret != 0) {\r |
1055 | elprintf(EL_STATUS, "old ym2612 state");\r |
1056 | return; // no saved timers\r |
1057 | }\r |
e53704e6 |
1058 | \r |
1059 | tac = (1024 - ym2612.OPN.ST.TA) << 16;\r |
1060 | tbc = (256 - ym2612.OPN.ST.TB) << 16;\r |
1061 | if (ym2612.OPN.ST.mode & 1)\r |
48dc74f2 |
1062 | timer_a_next_oflow = (int)((double)(tac - tat) / (double)tac * timer_a_step);\r |
e53704e6 |
1063 | else\r |
1064 | timer_a_next_oflow = TIMER_NO_OFLOW;\r |
1065 | if (ym2612.OPN.ST.mode & 2)\r |
48dc74f2 |
1066 | timer_b_next_oflow = (int)((double)(tbc - tbt) / (double)tbc * timer_b_step);\r |
e53704e6 |
1067 | else\r |
1068 | timer_b_next_oflow = TIMER_NO_OFLOW;\r |
1069 | elprintf(EL_YMTIMER, "load: %i/%i, timer_a_next_oflow %i", tat>>16, tac>>16, timer_a_next_oflow >> 8);\r |
1070 | elprintf(EL_YMTIMER, "load: %i/%i, timer_b_next_oflow %i", tbt>>16, tbc>>16, timer_b_next_oflow >> 8);\r |
453d2a6e |
1071 | }\r |
1072 | \r |
cc68a136 |
1073 | // -----------------------------------------------------------------\r |
1074 | // z80 memhandlers\r |
1075 | \r |
c8d1e9b6 |
1076 | static unsigned char MEMH_FUNC z80_md_vdp_read(unsigned short a)\r |
cc68a136 |
1077 | {\r |
c8d1e9b6 |
1078 | // TODO?\r |
1079 | elprintf(EL_ANOMALY, "z80 invalid r8 [%06x] %02x", a, 0xff);\r |
1080 | return 0xff;\r |
1081 | }\r |
cc68a136 |
1082 | \r |
c8d1e9b6 |
1083 | static unsigned char MEMH_FUNC z80_md_bank_read(unsigned short a)\r |
1084 | {\r |
c8d1e9b6 |
1085 | unsigned int addr68k;\r |
1086 | unsigned char ret;\r |
cc68a136 |
1087 | \r |
c8d1e9b6 |
1088 | addr68k = Pico.m.z80_bank68k<<15;\r |
1089 | addr68k += a & 0x7fff;\r |
1090 | \r |
af37bca8 |
1091 | ret = m68k_read8(addr68k);\r |
cc68a136 |
1092 | \r |
c8d1e9b6 |
1093 | elprintf(EL_Z80BNK, "z80->68k r8 [%06x] %02x", addr68k, ret);\r |
cc68a136 |
1094 | return ret;\r |
1095 | }\r |
1096 | \r |
c8d1e9b6 |
1097 | static void MEMH_FUNC z80_md_ym2612_write(unsigned int a, unsigned char data)\r |
cc68a136 |
1098 | {\r |
c8d1e9b6 |
1099 | if (PicoOpt & POPT_EN_FM)\r |
1100 | emustatus |= ym2612_write_local(a, data, 1) & 1;\r |
1101 | }\r |
cc68a136 |
1102 | \r |
c8d1e9b6 |
1103 | static void MEMH_FUNC z80_md_vdp_br_write(unsigned int a, unsigned char data)\r |
1104 | {\r |
1105 | // TODO: allow full VDP access\r |
1106 | if ((a&0xfff9) == 0x7f11) // 7f11 7f13 7f15 7f17\r |
cc68a136 |
1107 | {\r |
c8d1e9b6 |
1108 | if (PicoOpt & POPT_EN_PSG)\r |
1109 | SN76496Write(data);\r |
cc68a136 |
1110 | return;\r |
1111 | }\r |
1112 | \r |
c8d1e9b6 |
1113 | if ((a>>8) == 0x60)\r |
cc68a136 |
1114 | {\r |
c8d1e9b6 |
1115 | Pico.m.z80_bank68k >>= 1;\r |
1116 | Pico.m.z80_bank68k |= data << 8;\r |
1117 | Pico.m.z80_bank68k &= 0x1ff; // 9 bits and filled in the new top one\r |
cc68a136 |
1118 | return;\r |
1119 | }\r |
1120 | \r |
c8d1e9b6 |
1121 | elprintf(EL_ANOMALY, "z80 invalid w8 [%06x] %02x", a, data);\r |
1122 | }\r |
cc68a136 |
1123 | \r |
c8d1e9b6 |
1124 | static void MEMH_FUNC z80_md_bank_write(unsigned int a, unsigned char data)\r |
1125 | {\r |
c8d1e9b6 |
1126 | unsigned int addr68k;\r |
69996cb7 |
1127 | \r |
c8d1e9b6 |
1128 | addr68k = Pico.m.z80_bank68k << 15;\r |
1129 | addr68k += a & 0x7fff;\r |
1130 | \r |
1131 | elprintf(EL_Z80BNK, "z80->68k w8 [%06x] %02x", addr68k, data);\r |
af37bca8 |
1132 | m68k_write8(addr68k, data);\r |
cc68a136 |
1133 | }\r |
1134 | \r |
c8d1e9b6 |
1135 | // -----------------------------------------------------------------\r |
1136 | \r |
1137 | static unsigned char z80_md_in(unsigned short p)\r |
a4221917 |
1138 | {\r |
c8d1e9b6 |
1139 | elprintf(EL_ANOMALY, "Z80 port %04x read", p);\r |
1140 | return 0xff;\r |
a4221917 |
1141 | }\r |
1142 | \r |
c8d1e9b6 |
1143 | static void z80_md_out(unsigned short p, unsigned char d)\r |
cc68a136 |
1144 | {\r |
c8d1e9b6 |
1145 | elprintf(EL_ANOMALY, "Z80 port %04x write %02x", p, d);\r |
cc68a136 |
1146 | }\r |
c8d1e9b6 |
1147 | \r |
af37bca8 |
1148 | static void z80_mem_setup(void)\r |
c8d1e9b6 |
1149 | {\r |
1150 | z80_map_set(z80_read_map, 0x0000, 0x1fff, Pico.zram, 0);\r |
1151 | z80_map_set(z80_read_map, 0x2000, 0x3fff, Pico.zram, 0);\r |
1152 | z80_map_set(z80_read_map, 0x4000, 0x5fff, ym2612_read_local_z80, 1);\r |
1153 | z80_map_set(z80_read_map, 0x6000, 0x7fff, z80_md_vdp_read, 1);\r |
1154 | z80_map_set(z80_read_map, 0x8000, 0xffff, z80_md_bank_read, 1);\r |
1155 | \r |
1156 | z80_map_set(z80_write_map, 0x0000, 0x1fff, Pico.zram, 0);\r |
1157 | z80_map_set(z80_write_map, 0x2000, 0x3fff, Pico.zram, 0);\r |
1158 | z80_map_set(z80_write_map, 0x4000, 0x5fff, z80_md_ym2612_write, 1);\r |
1159 | z80_map_set(z80_write_map, 0x6000, 0x7fff, z80_md_vdp_br_write, 1);\r |
1160 | z80_map_set(z80_write_map, 0x8000, 0xffff, z80_md_bank_write, 1);\r |
1161 | \r |
1162 | #ifdef _USE_DRZ80\r |
1163 | drZ80.z80_in = z80_md_in;\r |
1164 | drZ80.z80_out = z80_md_out;\r |
1165 | #endif\r |
1166 | #ifdef _USE_CZ80\r |
1167 | Cz80_Set_Fetch(&CZ80, 0x0000, 0x1fff, (UINT32)Pico.zram); // main RAM\r |
1168 | Cz80_Set_Fetch(&CZ80, 0x2000, 0x3fff, (UINT32)Pico.zram); // mirror\r |
1169 | Cz80_Set_INPort(&CZ80, z80_md_in);\r |
1170 | Cz80_Set_OUTPort(&CZ80, z80_md_out);\r |
a4221917 |
1171 | #endif\r |
c8d1e9b6 |
1172 | }\r |
cc68a136 |
1173 | \r |