[picodrive.git] / pico / memory.c

// This is part of Pico Library\r
\r
// (c) Copyright 2004 Dave, All rights reserved.\r
// (c) Copyright 2006-2009 notaz, All rights reserved.\r
// Free for non-commercial use.\r
\r
// For commercial use, separate licencing terms must be obtained.\r
\r
\r
#include "pico_int.h"\r
#include "memory.h"\r
\r
#include "sound/ym2612.h"\r
#include "sound/sn76496.h"\r
\r
extern unsigned int lastSSRamWrite; // used by serial eeprom code\r
\r
unsigned long m68k_read8_map  [0x1000000 >> M68K_MEM_SHIFT];\r
unsigned long m68k_read16_map [0x1000000 >> M68K_MEM_SHIFT];\r
unsigned long m68k_write8_map [0x1000000 >> M68K_MEM_SHIFT];\r
unsigned long m68k_write16_map[0x1000000 >> M68K_MEM_SHIFT];\r
\r
static void xmap_set(unsigned long *map, int shift, int start_addr, int end_addr,\r
    void *func_or_mh, int is_func)\r
{\r
  unsigned long addr = (unsigned long)func_or_mh;\r
  int mask = (1 << shift) - 1;\r
  int i;\r
\r
  if ((start_addr & mask) != 0 || (end_addr & mask) != mask) {\r
    elprintf(EL_STATUS|EL_ANOMALY, "xmap_set: tried to map bad range: %06x-%06x",\r
      start_addr, end_addr);\r
    return;\r
  }\r
\r
  if (addr & 1) {\r
    elprintf(EL_STATUS|EL_ANOMALY, "xmap_set: ptr is not aligned: %08lx", addr);\r
    return;\r
  }\r
\r
  if (!is_func)\r
    addr -= start_addr;\r
\r
  for (i = start_addr >> shift; i <= end_addr >> shift; i++) {\r
    map[i] = addr >> 1;\r
    if (is_func)\r
      map[i] |= 1 << (sizeof(addr) * 8 - 1);\r
  }\r
}\r
\r
void z80_map_set(unsigned long *map, int start_addr, int end_addr,\r
    void *func_or_mh, int is_func)\r
{\r
  xmap_set(map, Z80_MEM_SHIFT, start_addr, end_addr, func_or_mh, is_func);\r
}\r
\r
void cpu68k_map_set(unsigned long *map, int start_addr, int end_addr,\r
    void *func_or_mh, int is_func)\r
{\r
  xmap_set(map, M68K_MEM_SHIFT, start_addr, end_addr, func_or_mh, is_func);\r
}\r
\r
// more specialized/optimized function (does same as above)\r
void cpu68k_map_all_ram(int start_addr, int end_addr, void *ptr, int is_sub)\r
{\r
  unsigned long *r8map, *r16map, *w8map, *w16map;\r
  unsigned long addr = (unsigned long)ptr;\r
  int shift = M68K_MEM_SHIFT;\r
  int i;\r
\r
  if (!is_sub) {\r
    r8map = m68k_read8_map;\r
    r16map = m68k_read16_map;\r
    w8map = m68k_write8_map;\r
    w16map = m68k_write16_map;\r
  } else {\r
    r8map = s68k_read8_map;\r
    r16map = s68k_read16_map;\r
    w8map = s68k_write8_map;\r
    w16map = s68k_write16_map;\r
  }\r
\r
  addr -= start_addr;\r
  addr >>= 1;\r
  for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r
    r8map[i] = r16map[i] = w8map[i] = w16map[i] = addr;\r
}\r
\r
static u32 m68k_unmapped_read8(u32 a)\r
{\r
  elprintf(EL_UIO, "m68k unmapped r8  [%06x] @%06x", a, SekPc);\r
  return 0; // assume pulldown, as if MegaCD2 was attached\r
}\r
\r
static u32 m68k_unmapped_read16(u32 a)\r
{\r
  elprintf(EL_UIO, "m68k unmapped r16 [%06x] @%06x", a, SekPc);\r
  return 0;\r
}\r
\r
static void m68k_unmapped_write8(u32 a, u32 d)\r
{\r
  elprintf(EL_UIO, "m68k unmapped w8  [%06x]   %02x @%06x", a, d & 0xff, SekPc);\r
}\r
\r
static void m68k_unmapped_write16(u32 a, u32 d)\r
{\r
  elprintf(EL_UIO, "m68k unmapped w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);\r
}\r
\r
void m68k_map_unmap(int start_addr, int end_addr)\r
{\r
  unsigned long addr;\r
  int shift = M68K_MEM_SHIFT;\r
  int i;\r
\r
  addr = (unsigned long)m68k_unmapped_read8;\r
  for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r
    m68k_read8_map[i] = (addr >> 1) | (1 << 31);\r
\r
  addr = (unsigned long)m68k_unmapped_read16;\r
  for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r
    m68k_read16_map[i] = (addr >> 1) | (1 << 31);\r
\r
  addr = (unsigned long)m68k_unmapped_write8;\r
  for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r
    m68k_write8_map[i] = (addr >> 1) | (1 << 31);\r
\r
  addr = (unsigned long)m68k_unmapped_write16;\r
  for (i = start_addr >> shift; i <= end_addr >> shift; i++)\r
    m68k_write16_map[i] = (addr >> 1) | (1 << 31);\r
}\r
\r
MAKE_68K_READ8(m68k_read8, m68k_read8_map)\r
MAKE_68K_READ16(m68k_read16, m68k_read16_map)\r
MAKE_68K_READ32(m68k_read32, m68k_read16_map)\r
MAKE_68K_WRITE8(m68k_write8, m68k_write8_map)\r
MAKE_68K_WRITE16(m68k_write16, m68k_write16_map)\r
MAKE_68K_WRITE32(m68k_write32, m68k_write16_map)\r
\r
// -----------------------------------------------------------------\r
\r
static u32 ym2612_read_local_68k(void);\r
static int ym2612_write_local(u32 a, u32 d, int is_from_z80);\r
static void z80_mem_setup(void);\r
\r
\r
#ifdef EMU_CORE_DEBUG\r
u32 lastread_a, lastread_d[16]={0,}, lastwrite_cyc_d[16]={0,}, lastwrite_mus_d[16]={0,};\r
int lrp_cyc=0, lrp_mus=0, lwp_cyc=0, lwp_mus=0;\r
extern unsigned int ppop;\r
#endif\r
\r
#ifdef IO_STATS\r
void log_io(unsigned int addr, int bits, int rw);\r
#elif defined(_MSC_VER)\r
#define log_io\r
#else\r
#define log_io(...)\r
#endif\r
\r
#if defined(EMU_C68K)\r
static __inline int PicoMemBase(u32 pc)\r
{\r
  int membase=0;\r
\r
  if (pc<Pico.romsize+4)\r
  {\r
    membase=(int)Pico.rom; // Program Counter in Rom\r
  }\r
  else if ((pc&0xe00000)==0xe00000)\r
  {\r
    membase=(int)Pico.ram-(pc&0xff0000); // Program Counter in Ram\r
  }\r
  else\r
  {\r
    // Error - Program Counter is invalid\r
    membase=(int)Pico.rom;\r
  }\r
\r
  return membase;\r
}\r
#endif\r
\r
\r
PICO_INTERNAL u32 PicoCheckPc(u32 pc)\r
{\r
  u32 ret=0;\r
#if defined(EMU_C68K)\r
  pc-=PicoCpuCM68k.membase; // Get real pc\r
//  pc&=0xfffffe;\r
  pc&=~1;\r
  if ((pc<<8) == 0)\r
  {\r
    elprintf(EL_STATUS|EL_ANOMALY, "%i:%03i: game crash detected @ %06x\n",\r
      Pico.m.frame_count, Pico.m.scanline, SekPc);\r
    return (int)Pico.rom + Pico.romsize; // common crash condition, may happen with bad ROMs\r
  }\r
\r
  PicoCpuCM68k.membase=PicoMemBase(pc&0x00ffffff);\r
  PicoCpuCM68k.membase-=pc&0xff000000;\r
\r
  ret = PicoCpuCM68k.membase+pc;\r
#endif\r
  return ret;\r
}\r
\r
\r
PICO_INTERNAL void PicoInitPc(u32 pc)\r
{\r
  PicoCheckPc(pc);\r
}\r
\r
// -----------------------------------------------------------------\r
// memmap helpers\r
\r
static int PadRead(int i)\r
{\r
  int pad,value,data_reg;\r
  pad=~PicoPadInt[i]; // Get inverse of pad MXYZ SACB RLDU\r
  data_reg=Pico.ioports[i+1];\r
\r
  // orr the bits, which are set as output\r
  value = data_reg&(Pico.ioports[i+4]|0x80);\r
\r
  if (PicoOpt & POPT_6BTN_PAD)\r
  {\r
    int phase = Pico.m.padTHPhase[i];\r
\r
    if(phase == 2 && !(data_reg&0x40)) { // TH\r
      value|=(pad&0xc0)>>2;              // ?0SA 0000\r
      return value;\r
    } else if(phase == 3) {\r
      if(data_reg&0x40)\r
        value|=(pad&0x30)|((pad>>8)&0xf);  // ?1CB MXYZ\r
      else\r
        value|=((pad&0xc0)>>2)|0x0f;       // ?0SA 1111\r
      return value;\r
    }\r
  }\r
\r
  if(data_reg&0x40) // TH\r
       value|=(pad&0x3f);              // ?1CB RLDU\r
  else value|=((pad&0xc0)>>2)|(pad&3); // ?0SA 00DU\r
\r
  return value; // will mirror later\r
}\r
\r
static u32 io_ports_read(u32 a)\r
{\r
  u32 d;\r
  a = (a>>1) & 0xf;\r
  switch (a) {\r
    case 0:  d = Pico.m.hardware; break; // Hardware value (Version register)\r
    case 1:  d = PadRead(0); break;\r
    case 2:  d = PadRead(1); break;\r
    default: d = Pico.ioports[a]; break; // IO ports can be used as RAM\r
  }\r
  return d;\r
}\r
\r
static void io_ports_write(u32 a, u32 d)\r
{\r
  a = (a>>1) & 0xf;\r
\r
  // 6 button gamepad: if TH went from 0 to 1, gamepad changes state\r
  if (1 <= a && a <= 2 && (PicoOpt & POPT_6BTN_PAD))\r
  {\r
    Pico.m.padDelay[a - 1] = 0;\r
    if (!(Pico.ioports[a] & 0x40) && (d & 0x40))\r
      Pico.m.padTHPhase[a - 1]++;\r
  }\r
\r
  // cartain IO ports can be used as RAM\r
  Pico.ioports[a] = d;\r
}\r
\r
static void ctl_write_z80busreq(u32 d)\r
{\r
  d&=1; d^=1;\r
  elprintf(EL_BUSREQ, "set_zrun: %i->%i [%i] @%06x", Pico.m.z80Run, d, SekCyclesDone(), SekPc);\r
  if (d ^ Pico.m.z80Run)\r
  {\r
    if (d)\r
    {\r
      z80_cycle_cnt = cycles_68k_to_z80(SekCyclesDone());\r
    }\r
    else\r
    {\r
      z80stopCycle = SekCyclesDone();\r
      if ((PicoOpt&POPT_EN_Z80) && !Pico.m.z80_reset)\r
        PicoSyncZ80(z80stopCycle);\r
    }\r
    Pico.m.z80Run = d;\r
  }\r
}\r
\r
static void ctl_write_z80reset(u32 d)\r
{\r
  d&=1; d^=1;\r
  elprintf(EL_BUSREQ, "set_zreset: %i->%i [%i] @%06x", Pico.m.z80_reset, d, SekCyclesDone(), SekPc);\r
  if (d ^ Pico.m.z80_reset)\r
  {\r
    if (d)\r
    {\r
      if ((PicoOpt&POPT_EN_Z80) && Pico.m.z80Run)\r
        PicoSyncZ80(SekCyclesDone());\r
      YM2612ResetChip();\r
      timers_reset();\r
    }\r
    else\r
    {\r
      z80_cycle_cnt = cycles_68k_to_z80(SekCyclesDone());\r
      z80_reset();\r
    }\r
    Pico.m.z80_reset = d;\r
  }\r
}\r
\r
// -----------------------------------------------------------------\r
\r
// cart (save) RAM area (usually 0x200000 - ...)\r
static u32 PicoRead8_sram(u32 a)\r
{\r
  u32 d;\r
  if (SRam.start <= a && a <= SRam.end && (Pico.m.sram_reg & SRR_MAPPED))\r
  {\r
    if (SRam.flags & SRF_EEPROM) {\r
      d = EEPROM_read();\r
      if (!(a & 1))\r
        d >>= 8;\r
    } else\r
      d = *(u8 *)(SRam.data - SRam.start + a);\r
    elprintf(EL_SRAMIO, "sram r8  [%06x]   %02x @ %06x", a, d, SekPc);\r
    return d;\r
  }\r
\r
  // XXX: this is banking unfriendly\r
  if (a < Pico.romsize)\r
    return Pico.rom[a ^ 1];\r
  \r
  return m68k_unmapped_read8(a);\r
}\r
\r
static u32 PicoRead16_sram(u32 a)\r
{\r
  u32 d;\r
  if (SRam.end >= a && a >= SRam.start && (Pico.m.sram_reg & SRR_MAPPED))\r
  {\r
    if (SRam.flags & SRF_EEPROM)\r
      d = EEPROM_read();\r
    else {\r
      u8 *pm = (u8 *)(SRam.data - SRam.start + a);\r
      d  = pm[0] << 8;\r
      d |= pm[1];\r
    }\r
    elprintf(EL_SRAMIO, "sram r16 [%06x] %04x @ %06x", a, d, SekPc);\r
    return d;\r
  }\r
\r
  if (a < Pico.romsize)\r
    return *(u16 *)(Pico.rom + a);\r
\r
  return m68k_unmapped_read16(a);\r
}\r
\r
static void PicoWrite8_sram(u32 a, u32 d)\r
{\r
  if (a > SRam.end || a < SRam.start || !(Pico.m.sram_reg & SRR_MAPPED)) {\r
    m68k_unmapped_write8(a, d);\r
    return;\r
  }\r
\r
  elprintf(EL_SRAMIO, "sram w8  [%06x]   %02x @ %06x", a, d & 0xff, SekPc);\r
  if (SRam.flags & SRF_EEPROM)\r
  {\r
    EEPROM_write8(a, d);\r
  }\r
  else {\r
    u8 *pm = (u8 *)(SRam.data - SRam.start + a);\r
    if (*pm != (u8)d) {\r
      SRam.changed = 1;\r
      *pm = (u8)d;\r
    }\r
  }\r
}\r
\r
static void PicoWrite16_sram(u32 a, u32 d)\r
{\r
  if (a > SRam.end || a < SRam.start || !(Pico.m.sram_reg & SRR_MAPPED)) {\r
    m68k_unmapped_write16(a, d);\r
    return;\r
  }\r
\r
  elprintf(EL_SRAMIO, "sram w16 [%06x] %04x @ %06x", a, d & 0xffff, SekPc);\r
  if (SRam.flags & SRF_EEPROM)\r
  {\r
    EEPROM_write16(d);\r
  }\r
  else {\r
    // XXX: hardware could easily use MSB too..\r
    u8 *pm = (u8 *)(SRam.data - SRam.start + a);\r
    if (*pm != (u8)d) {\r
      SRam.changed = 1;\r
      *pm = (u8)d;\r
    }\r
  }\r
}\r
\r
// z80 area (0xa00000 - 0xa0ffff)\r
// TODO: verify mirrors VDP and bank reg (bank area mirroring verified)\r
static u32 PicoRead8_z80(u32 a)\r
{\r
  u32 d = 0xff;\r
  if ((Pico.m.z80Run & 1) || Pico.m.z80_reset) {\r
    elprintf(EL_ANOMALY, "68k z80 read with no bus! [%06x] @ %06x", a, SekPc);\r
    // open bus. Pulled down if MegaCD2 is attached.\r
    return 0;\r
  }\r
\r
  if ((a & 0x4000) == 0x0000)\r
    d = Pico.zram[a & 0x1fff];\r
  else if ((a & 0x6000) == 0x4000) // 0x4000-0x5fff\r
    d = ym2612_read_local_68k(); \r
  else\r
    elprintf(EL_UIO|EL_ANOMALY, "68k bad read [%06x] @%06x", a, SekPc);\r
  return d;\r
}\r
\r
static u32 PicoRead16_z80(u32 a)\r
{\r
  u32 d = PicoRead8_z80(a);\r
  return d | (d << 8);\r
}\r
\r
static void PicoWrite8_z80(u32 a, u32 d)\r
{\r
  if ((Pico.m.z80Run & 1) || Pico.m.z80_reset) {\r
    // verified on real hw\r
    elprintf(EL_ANOMALY, "68k z80 write with no bus or reset! [%06x] %02x @ %06x", a, d&0xff, SekPc);\r
    return;\r
  }\r
\r
  if ((a & 0x4000) == 0x0000) { // z80 RAM\r
    SekCyclesBurn(2); // hack\r
    Pico.zram[a & 0x1fff] = (u8)d;\r
    return;\r
  }\r
  if ((a & 0x6000) == 0x4000) { // FM Sound\r
    if (PicoOpt & POPT_EN_FM)\r
      emustatus |= ym2612_write_local(a&3, d&0xff, 0)&1;\r
    return;\r
  }\r
  // TODO: probably other VDP access too? Maybe more mirrors?\r
  if ((a & 0x7ff9) == 0x7f11) { // PSG Sound\r
    if (PicoOpt & POPT_EN_PSG)\r
      SN76496Write(d);\r
    return;\r
  }\r
#if !defined(_ASM_MEMORY_C) || defined(_ASM_MEMORY_C_AMIPS)\r
  if ((a & 0x7f00) == 0x6000) // Z80 BANK register\r
  {\r
    Pico.m.z80_bank68k >>= 1;\r
    Pico.m.z80_bank68k |= d << 8;\r
    Pico.m.z80_bank68k &= 0x1ff; // 9 bits and filled in the new top one\r
    elprintf(EL_Z80BNK, "z80 bank=%06x", Pico.m.z80_bank68k << 15);\r
    return;\r
  }\r
#endif\r
  elprintf(EL_UIO|EL_ANOMALY, "68k bad write [%06x] %02x @ %06x", a, d&0xff, SekPc);\r
}\r
\r
static void PicoWrite16_z80(u32 a, u32 d)\r
{\r
  // for RAM, only most significant byte is sent\r
  // TODO: verify remaining accesses\r
  PicoWrite8_z80(a, d >> 8);\r
}\r
\r
// IO/control area (0xa10000 - 0xa1ffff)\r
u32 PicoRead8_io(u32 a)\r
{\r
  u32 d;\r
\r
  if ((a & 0xffe0) == 0x0000) { // I/O ports\r
    d = io_ports_read(a);\r
    goto end;\r
  }\r
\r
  // faking open bus (MegaCD pulldowns don't work here curiously)\r
  d = Pico.m.rotate++;\r
  d ^= d << 6;\r
\r
  // bit8 seems to be readable in this range\r
  if ((a & 0xfc01) == 0x1000)\r
    d &= ~0x01;\r
\r
  if ((a & 0xff01) == 0x1100) { // z80 busreq (verified)\r
    d |= (Pico.m.z80Run | Pico.m.z80_reset) & 1;\r
    elprintf(EL_BUSREQ, "get_zrun: %02x [%i] @%06x", d, SekCyclesDone(), SekPc);\r
    goto end;\r
  }\r
\r
  if (!(PicoOpt & POPT_DIS_32X)) {\r
    d = PicoRead8_32x(a);\r
    goto end;\r
  }\r
\r
  d = m68k_unmapped_read8(a);\r
end:\r
  return d;\r
}\r
\r
u32 PicoRead16_io(u32 a)\r
{\r
  u32 d;\r
\r
  if ((a & 0xffe0) == 0x0000) { // I/O ports\r
    d = io_ports_read(a);\r
    goto end;\r
  }\r
\r
  // faking open bus\r
  d = (Pico.m.rotate += 0x41);\r
  d ^= (d << 5) ^ (d << 8);\r
\r
  // bit8 seems to be readable in this range\r
  if ((a & 0xfc00) == 0x1000)\r
    d &= ~0x0100;\r
\r
  if ((a & 0xff00) == 0x1100) { // z80 busreq\r
    d |= ((Pico.m.z80Run | Pico.m.z80_reset) & 1) << 8;\r
    elprintf(EL_BUSREQ, "get_zrun: %04x [%i] @%06x", d, SekCyclesDone(), SekPc);\r
    goto end;\r
  }\r
\r
  if (!(PicoOpt & POPT_DIS_32X)) {\r
    d = PicoRead16_32x(a);\r
    goto end;\r
  }\r
\r
  d = m68k_unmapped_read16(a);\r
end:\r
  return d;\r
}\r
\r
void PicoWrite8_io(u32 a, u32 d)\r
{\r
  if ((a & 0xffe1) == 0x0001) { // I/O ports (verified: only LSB!)\r
    io_ports_write(a, d);\r
    return;\r
  }\r
  if ((a & 0xff01) == 0x1100) { // z80 busreq\r
    ctl_write_z80busreq(d);\r
    return;\r
  }\r
  if ((a & 0xff01) == 0x1200) { // z80 reset\r
    ctl_write_z80reset(d);\r
    return;\r
  }\r
  if (a == 0xa130f1) { // sram access register\r
    elprintf(EL_SRAMIO, "sram reg=%02x", d);\r
    Pico.m.sram_reg &= ~(SRR_MAPPED|SRR_READONLY);\r
    Pico.m.sram_reg |= (u8)(d & 3);\r
    return;\r
  }\r
  if (!(PicoOpt & POPT_DIS_32X)) {\r
    PicoWrite8_32x(a, d);\r
    return;\r
  }\r
\r
  m68k_unmapped_write8(a, d);\r
}\r
\r
void PicoWrite16_io(u32 a, u32 d)\r
{\r
  if ((a & 0xffe0) == 0x0000) { // I/O ports (verified: only LSB!)\r
    io_ports_write(a, d);\r
    return;\r
  }\r
  if ((a & 0xff00) == 0x1100) { // z80 busreq\r
    ctl_write_z80busreq(d >> 8);\r
    return;\r
  }\r
  if ((a & 0xff00) == 0x1200) { // z80 reset\r
    ctl_write_z80reset(d >> 8);\r
    return;\r
  }\r
  if (a == 0xa130f0) { // sram access register\r
    elprintf(EL_SRAMIO, "sram reg=%02x", d);\r
    Pico.m.sram_reg &= ~(SRR_MAPPED|SRR_READONLY);\r
    Pico.m.sram_reg |= (u8)(d & 3);\r
    return;\r
  }\r
  if (!(PicoOpt & POPT_DIS_32X)) {\r
    PicoWrite16_32x(a, d);\r
    return;\r
  }\r
  m68k_unmapped_write16(a, d);\r
}\r
\r
// VDP area (0xc00000 - 0xdfffff)\r
// TODO: verify if lower byte goes to PSG on word writes\r
static u32 PicoRead8_vdp(u32 a)\r
{\r
  if ((a & 0x00e0) == 0x0000)\r
    return PicoVideoRead8(a);\r
\r
  elprintf(EL_UIO|EL_ANOMALY, "68k bad read [%06x] @%06x", a, SekPc);\r
  return 0;\r
}\r
\r
static u32 PicoRead16_vdp(u32 a)\r
{\r
  if ((a & 0x00e0) == 0x0000)\r
    return PicoVideoRead(a);\r
\r
  elprintf(EL_UIO|EL_ANOMALY, "68k bad read [%06x] @%06x", a, SekPc);\r
  return 0;\r
}\r
\r
static void PicoWrite8_vdp(u32 a, u32 d)\r
{\r
  if ((a & 0x00f9) == 0x0011) { // PSG Sound\r
    if (PicoOpt & POPT_EN_PSG)\r
      SN76496Write(d);\r
    return;\r
  }\r
  if ((a & 0x00e0) == 0x0000) {\r
    d &= 0xff;\r
    PicoVideoWrite(a, d | (d << 8));\r
    return;\r
  }\r
\r
  elprintf(EL_UIO|EL_ANOMALY, "68k bad write [%06x] %02x @%06x", a, d & 0xff, SekPc);\r
}\r
\r
static void PicoWrite16_vdp(u32 a, u32 d)\r
{\r
  if ((a & 0x00f9) == 0x0010) { // PSG Sound\r
    if (PicoOpt & POPT_EN_PSG)\r
      SN76496Write(d);\r
    return;\r
  }\r
  if ((a & 0x00e0) == 0x0000) {\r
    PicoVideoWrite(a, d);\r
    return;\r
  }\r
\r
  elprintf(EL_UIO|EL_ANOMALY, "68k bad write [%06x] %04x @%06x", a, d & 0xffff, SekPc);\r
}\r
\r
// -----------------------------------------------------------------\r
\r
#ifdef EMU_M68K\r
static void m68k_mem_setup(void);\r
#endif\r
\r
PICO_INTERNAL void PicoMemSetup(void)\r
{\r
  int mask, rs, a;\r
\r
  // setup the memory map\r
  cpu68k_map_set(m68k_read8_map,   0x000000, 0xffffff, m68k_unmapped_read8, 1);\r
  cpu68k_map_set(m68k_read16_map,  0x000000, 0xffffff, m68k_unmapped_read16, 1);\r
  cpu68k_map_set(m68k_write8_map,  0x000000, 0xffffff, m68k_unmapped_write8, 1);\r
  cpu68k_map_set(m68k_write16_map, 0x000000, 0xffffff, m68k_unmapped_write16, 1);\r
\r
  // ROM\r
  // align to bank size. We know ROM loader allocated enough for this\r
  mask = (1 << M68K_MEM_SHIFT) - 1;\r
  rs = (Pico.romsize + mask) & ~mask;\r
  cpu68k_map_set(m68k_read8_map,  0x000000, rs - 1, Pico.rom, 0);\r
  cpu68k_map_set(m68k_read16_map, 0x000000, rs - 1, Pico.rom, 0);\r
\r
  // Common case of on-cart (save) RAM, usually at 0x200000-...\r
  if ((SRam.flags & SRF_ENABLED) && SRam.data != NULL) {\r
    rs = SRam.end - SRam.start;\r
    rs = (rs + mask) & ~mask;\r
    if (SRam.start + rs >= 0x1000000)\r
      rs = 0x1000000 - SRam.start;\r
    cpu68k_map_set(m68k_read8_map,   SRam.start, SRam.start + rs - 1, PicoRead8_sram, 1);\r
    cpu68k_map_set(m68k_read16_map,  SRam.start, SRam.start + rs - 1, PicoRead16_sram, 1);\r
    cpu68k_map_set(m68k_write8_map,  SRam.start, SRam.start + rs - 1, PicoWrite8_sram, 1);\r
    cpu68k_map_set(m68k_write16_map, SRam.start, SRam.start + rs - 1, PicoWrite16_sram, 1);\r
  }\r
\r
  // Z80 region\r
  cpu68k_map_set(m68k_read8_map,   0xa00000, 0xa0ffff, PicoRead8_z80, 1);\r
  cpu68k_map_set(m68k_read16_map,  0xa00000, 0xa0ffff, PicoRead16_z80, 1);\r
  cpu68k_map_set(m68k_write8_map,  0xa00000, 0xa0ffff, PicoWrite8_z80, 1);\r
  cpu68k_map_set(m68k_write16_map, 0xa00000, 0xa0ffff, PicoWrite16_z80, 1);\r
\r
  // IO/control region\r
  cpu68k_map_set(m68k_read8_map,   0xa10000, 0xa1ffff, PicoRead8_io, 1);\r
  cpu68k_map_set(m68k_read16_map,  0xa10000, 0xa1ffff, PicoRead16_io, 1);\r
  cpu68k_map_set(m68k_write8_map,  0xa10000, 0xa1ffff, PicoWrite8_io, 1);\r
  cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, PicoWrite16_io, 1);\r
\r
  // VDP region\r
  for (a = 0xc00000; a < 0xe00000; a += 0x010000) {\r
    if ((a & 0xe700e0) != 0xc00000)\r
      continue;\r
    cpu68k_map_set(m68k_read8_map,   a, a + 0xffff, PicoRead8_vdp, 1);\r
    cpu68k_map_set(m68k_read16_map,  a, a + 0xffff, PicoRead16_vdp, 1);\r
    cpu68k_map_set(m68k_write8_map,  a, a + 0xffff, PicoWrite8_vdp, 1);\r
    cpu68k_map_set(m68k_write16_map, a, a + 0xffff, PicoWrite16_vdp, 1);\r
  }\r
\r
  // RAM and it's mirrors\r
  for (a = 0xe00000; a < 0x1000000; a += 0x010000) {\r
    cpu68k_map_set(m68k_read8_map,   a, a + 0xffff, Pico.ram, 0);\r
    cpu68k_map_set(m68k_read16_map,  a, a + 0xffff, Pico.ram, 0);\r
    cpu68k_map_set(m68k_write8_map,  a, a + 0xffff, Pico.ram, 0);\r
    cpu68k_map_set(m68k_write16_map, a, a + 0xffff, Pico.ram, 0);\r
  }\r
\r
  // Setup memory callbacks:\r
#ifdef EMU_C68K\r
  PicoCpuCM68k.checkpc = PicoCheckPc;\r
  PicoCpuCM68k.fetch8  = PicoCpuCM68k.read8  = m68k_read8;\r
  PicoCpuCM68k.fetch16 = PicoCpuCM68k.read16 = m68k_read16;\r
  PicoCpuCM68k.fetch32 = PicoCpuCM68k.read32 = m68k_read32;\r
  PicoCpuCM68k.write8  = m68k_write8;\r
  PicoCpuCM68k.write16 = m68k_write16;\r
  PicoCpuCM68k.write32 = m68k_write32;\r
#endif\r
#ifdef EMU_F68K\r
  PicoCpuFM68k.read_byte  = m68k_read8;\r
  PicoCpuFM68k.read_word  = m68k_read16;\r
  PicoCpuFM68k.read_long  = m68k_read32;\r
  PicoCpuFM68k.write_byte = m68k_write8;\r
  PicoCpuFM68k.write_word = m68k_write16;\r
  PicoCpuFM68k.write_long = m68k_write32;\r
\r
  // setup FAME fetchmap\r
  {\r
    int i;\r
    // by default, point everything to first 64k of ROM\r
    for (i = 0; i < M68K_FETCHBANK1; i++)\r
      PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom - (i<<(24-FAMEC_FETCHBITS));\r
    // now real ROM\r
    for (i = 0; i < M68K_FETCHBANK1 && (i<<(24-FAMEC_FETCHBITS)) < Pico.romsize; i++)\r
      PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.rom;\r
    // .. and RAM\r
    for (i = M68K_FETCHBANK1*14/16; i < M68K_FETCHBANK1; i++)\r
      PicoCpuFM68k.Fetch[i] = (unsigned int)Pico.ram - (i<<(24-FAMEC_FETCHBITS));\r
  }\r
#endif\r
#ifdef EMU_M68K\r
  m68k_mem_setup();\r
#endif\r
\r
  z80_mem_setup();\r
}\r
\r
#ifdef EMU_M68K\r
unsigned int (*pm68k_read_memory_8) (unsigned int address) = NULL;\r
unsigned int (*pm68k_read_memory_16)(unsigned int address) = NULL;\r
unsigned int (*pm68k_read_memory_32)(unsigned int address) = NULL;\r
void (*pm68k_write_memory_8) (unsigned int address, unsigned char  value) = NULL;\r
void (*pm68k_write_memory_16)(unsigned int address, unsigned short value) = NULL;\r
void (*pm68k_write_memory_32)(unsigned int address, unsigned int   value) = NULL;\r
\r
/* it appears that Musashi doesn't always mask the unused bits */\r
unsigned int m68k_read_memory_8 (unsigned int address) { return pm68k_read_memory_8 (address) & 0xff; }\r
unsigned int m68k_read_memory_16(unsigned int address) { return pm68k_read_memory_16(address) & 0xffff; }\r
unsigned int m68k_read_memory_32(unsigned int address) { return pm68k_read_memory_32(address); }\r
void m68k_write_memory_8 (unsigned int address, unsigned int value) { pm68k_write_memory_8 (address, (u8)value); }\r
void m68k_write_memory_16(unsigned int address, unsigned int value) { pm68k_write_memory_16(address,(u16)value); }\r
void m68k_write_memory_32(unsigned int address, unsigned int value) { pm68k_write_memory_32(address, value); }\r
\r
static void m68k_mem_setup(void)\r
{\r
  pm68k_read_memory_8  = m68k_read8;\r
  pm68k_read_memory_16 = m68k_read16;\r
  pm68k_read_memory_32 = m68k_read32;\r
  pm68k_write_memory_8  = m68k_write8;\r
  pm68k_write_memory_16 = m68k_write16;\r
  pm68k_write_memory_32 = m68k_write32;\r
}\r
#endif // EMU_M68K\r
\r
\r
// -----------------------------------------------------------------\r
\r
static int get_scanline(int is_from_z80)\r
{\r
  if (is_from_z80) {\r
    int cycles = z80_cyclesDone();\r
    while (cycles - z80_scanline_cycles >= 228)\r
      z80_scanline++, z80_scanline_cycles += 228;\r
    return z80_scanline;\r
  }\r
\r
  return Pico.m.scanline;\r
}\r
\r
/* probably should not be in this file, but it's near related code here */\r
void ym2612_sync_timers(int z80_cycles, int mode_old, int mode_new)\r
{\r
  int xcycles = z80_cycles << 8;\r
\r
  /* check for overflows */\r
  if ((mode_old & 4) && xcycles > timer_a_next_oflow)\r
    ym2612.OPN.ST.status |= 1;\r
\r
  if ((mode_old & 8) && xcycles > timer_b_next_oflow)\r
    ym2612.OPN.ST.status |= 2;\r
\r
  /* update timer a */\r
  if (mode_old & 1)\r
    while (xcycles > timer_a_next_oflow)\r
      timer_a_next_oflow += timer_a_step;\r
\r
  if ((mode_old ^ mode_new) & 1) // turning on/off\r
  {\r
    if (mode_old & 1)\r
      timer_a_next_oflow = TIMER_NO_OFLOW;\r
    else\r
      timer_a_next_oflow = xcycles + timer_a_step;\r
  }\r
  if (mode_new & 1)\r
    elprintf(EL_YMTIMER, "timer a upd to %i @ %i", timer_a_next_oflow>>8, z80_cycles);\r
\r
  /* update timer b */\r
  if (mode_old & 2)\r
    while (xcycles > timer_b_next_oflow)\r
      timer_b_next_oflow += timer_b_step;\r
\r
  if ((mode_old ^ mode_new) & 2)\r
  {\r
    if (mode_old & 2)\r
      timer_b_next_oflow = TIMER_NO_OFLOW;\r
    else\r
      timer_b_next_oflow = xcycles + timer_b_step;\r
  }\r
  if (mode_new & 2)\r
    elprintf(EL_YMTIMER, "timer b upd to %i @ %i", timer_b_next_oflow>>8, z80_cycles);\r
}\r
\r
// ym2612 DAC and timer I/O handlers for z80\r
static int ym2612_write_local(u32 a, u32 d, int is_from_z80)\r
{\r
  int addr;\r
\r
  a &= 3;\r
  if (a == 1 && ym2612.OPN.ST.address == 0x2a) /* DAC data */\r
  {\r
    int scanline = get_scanline(is_from_z80);\r
    //elprintf(EL_STATUS, "%03i -> %03i dac w %08x z80 %i", PsndDacLine, scanline, d, is_from_z80);\r
    ym2612.dacout = ((int)d - 0x80) << 6;\r
    if (PsndOut && ym2612.dacen && scanline >= PsndDacLine)\r
      PsndDoDAC(scanline);\r
    return 0;\r
  }\r
\r
  switch (a)\r
  {\r
    case 0: /* address port 0 */\r
      ym2612.OPN.ST.address = d;\r
      ym2612.addr_A1 = 0;\r
#ifdef __GP2X__\r
      if (PicoOpt & POPT_EXT_FM) YM2612Write_940(a, d, -1);\r
#endif\r
      return 0;\r
\r
    case 1: /* data port 0    */\r
      if (ym2612.addr_A1 != 0)\r
        return 0;\r
\r
      addr = ym2612.OPN.ST.address;\r
      ym2612.REGS[addr] = d;\r
\r
      switch (addr)\r
      {\r
        case 0x24: // timer A High 8\r
        case 0x25: { // timer A Low 2\r
          int TAnew = (addr == 0x24) ? ((ym2612.OPN.ST.TA & 0x03)|(((int)d)<<2))\r
                                     : ((ym2612.OPN.ST.TA & 0x3fc)|(d&3));\r
          if (ym2612.OPN.ST.TA != TAnew)\r
          {\r
            //elprintf(EL_STATUS, "timer a set %i", TAnew);\r
            ym2612.OPN.ST.TA = TAnew;\r
            //ym2612.OPN.ST.TAC = (1024-TAnew)*18;\r
            //ym2612.OPN.ST.TAT = 0;\r
            timer_a_step = TIMER_A_TICK_ZCYCLES * (1024 - TAnew);\r
            if (ym2612.OPN.ST.mode & 1) {\r
              // this is not right, should really be done on overflow only\r
              int cycles = is_from_z80 ? z80_cyclesDone() : cycles_68k_to_z80(SekCyclesDone());\r
              timer_a_next_oflow = (cycles << 8) + timer_a_step;\r
            }\r
            elprintf(EL_YMTIMER, "timer a set to %i, %i", 1024 - TAnew, timer_a_next_oflow>>8);\r
          }\r
          return 0;\r
        }\r
        case 0x26: // timer B\r
          if (ym2612.OPN.ST.TB != d) {\r
            //elprintf(EL_STATUS, "timer b set %i", d);\r
            ym2612.OPN.ST.TB = d;\r
            //ym2612.OPN.ST.TBC = (256-d) * 288;\r
            //ym2612.OPN.ST.TBT  = 0;\r
            timer_b_step = TIMER_B_TICK_ZCYCLES * (256 - d); // 262800\r
            if (ym2612.OPN.ST.mode & 2) {\r
              int cycles = is_from_z80 ? z80_cyclesDone() : cycles_68k_to_z80(SekCyclesDone());\r
              timer_b_next_oflow = (cycles << 8) + timer_b_step;\r
            }\r
            elprintf(EL_YMTIMER, "timer b set to %i, %i", 256 - d, timer_b_next_oflow>>8);\r
          }\r
          return 0;\r
        case 0x27: { /* mode, timer control */\r
          int old_mode = ym2612.OPN.ST.mode;\r
          int cycles = is_from_z80 ? z80_cyclesDone() : cycles_68k_to_z80(SekCyclesDone());\r
          ym2612.OPN.ST.mode = d;\r
\r
          elprintf(EL_YMTIMER, "st mode %02x", d);\r
          ym2612_sync_timers(cycles, old_mode, d);\r
\r
          /* reset Timer a flag */\r
          if (d & 0x10)\r
            ym2612.OPN.ST.status &= ~1;\r
\r
          /* reset Timer b flag */\r
          if (d & 0x20)\r
            ym2612.OPN.ST.status &= ~2;\r
\r
          if ((d ^ old_mode) & 0xc0) {\r
#ifdef __GP2X__\r
            if (PicoOpt & POPT_EXT_FM) return YM2612Write_940(a, d, get_scanline(is_from_z80));\r
#endif\r
            return 1;\r
          }\r
          return 0;\r
        }\r
        case 0x2b: { /* DAC Sel  (YM2612) */\r
          int scanline = get_scanline(is_from_z80);\r
          ym2612.dacen = d & 0x80;\r
          if (d & 0x80) PsndDacLine = scanline;\r
#ifdef __GP2X__\r
          if (PicoOpt & POPT_EXT_FM) YM2612Write_940(a, d, scanline);\r
#endif\r
          return 0;\r
        }\r
      }\r
      break;\r
\r
    case 2: /* address port 1 */\r
      ym2612.OPN.ST.address = d;\r
      ym2612.addr_A1 = 1;\r
#ifdef __GP2X__\r
      if (PicoOpt & POPT_EXT_FM) YM2612Write_940(a, d, -1);\r
#endif\r
      return 0;\r
\r
    case 3: /* data port 1    */\r
      if (ym2612.addr_A1 != 1)\r
        return 0;\r
\r
      addr = ym2612.OPN.ST.address | 0x100;\r
      ym2612.REGS[addr] = d;\r
      break;\r
  }\r
\r
#ifdef __GP2X__\r
  if (PicoOpt & POPT_EXT_FM)\r
    return YM2612Write_940(a, d, get_scanline(is_from_z80));\r
#endif\r
  return YM2612Write_(a, d);\r
}\r
\r
\r
#define ym2612_read_local() \\r
  if (xcycles >= timer_a_next_oflow) \\r
    ym2612.OPN.ST.status |= (ym2612.OPN.ST.mode >> 2) & 1; \\r
  if (xcycles >= timer_b_next_oflow) \\r
    ym2612.OPN.ST.status |= (ym2612.OPN.ST.mode >> 2) & 2\r
\r
static u32 MEMH_FUNC ym2612_read_local_z80(void)\r
{\r
  int xcycles = z80_cyclesDone() << 8;\r
\r
  ym2612_read_local();\r
\r
  elprintf(EL_YMTIMER, "timer z80 read %i, sched %i, %i @ %i|%i", ym2612.OPN.ST.status,\r
      timer_a_next_oflow>>8, timer_b_next_oflow>>8, xcycles >> 8, (xcycles >> 8) / 228);\r
  return ym2612.OPN.ST.status;\r
}\r
\r
static u32 ym2612_read_local_68k(void)\r
{\r
  int xcycles = cycles_68k_to_z80(SekCyclesDone()) << 8;\r
\r
  ym2612_read_local();\r
\r
  elprintf(EL_YMTIMER, "timer 68k read %i, sched %i, %i @ %i|%i", ym2612.OPN.ST.status,\r
      timer_a_next_oflow>>8, timer_b_next_oflow>>8, xcycles >> 8, (xcycles >> 8) / 228);\r
  return ym2612.OPN.ST.status;\r
}\r
\r
void ym2612_pack_state(void)\r
{\r
  // timers are saved as tick counts, in 16.16 int format\r
  int tac, tat = 0, tbc, tbt = 0;\r
  tac = 1024 - ym2612.OPN.ST.TA;\r
  tbc = 256  - ym2612.OPN.ST.TB;\r
  if (timer_a_next_oflow != TIMER_NO_OFLOW)\r
    tat = (int)((double)(timer_a_step - timer_a_next_oflow) / (double)timer_a_step * tac * 65536);\r
  if (timer_b_next_oflow != TIMER_NO_OFLOW)\r
    tbt = (int)((double)(timer_b_step - timer_b_next_oflow) / (double)timer_b_step * tbc * 65536);\r
  elprintf(EL_YMTIMER, "save: timer a %i/%i", tat >> 16, tac);\r
  elprintf(EL_YMTIMER, "save: timer b %i/%i", tbt >> 16, tbc);\r
\r
#ifdef __GP2X__\r
  if (PicoOpt & POPT_EXT_FM)\r
    YM2612PicoStateSave2_940(tat, tbt);\r
  else\r
#endif\r
    YM2612PicoStateSave2(tat, tbt);\r
}\r
\r
void ym2612_unpack_state(void)\r
{\r
  int i, ret, tac, tat, tbc, tbt;\r
  YM2612PicoStateLoad();\r
\r
  // feed all the registers and update internal state\r
  for (i = 0x20; i < 0xA0; i++) {\r
    ym2612_write_local(0, i, 0);\r
    ym2612_write_local(1, ym2612.REGS[i], 0);\r
  }\r
  for (i = 0x30; i < 0xA0; i++) {\r
    ym2612_write_local(2, i, 0);\r
    ym2612_write_local(3, ym2612.REGS[i|0x100], 0);\r
  }\r
  for (i = 0xAF; i >= 0xA0; i--) { // must apply backwards\r
    ym2612_write_local(2, i, 0);\r
    ym2612_write_local(3, ym2612.REGS[i|0x100], 0);\r
    ym2612_write_local(0, i, 0);\r
    ym2612_write_local(1, ym2612.REGS[i], 0);\r
  }\r
  for (i = 0xB0; i < 0xB8; i++) {\r
    ym2612_write_local(0, i, 0);\r
    ym2612_write_local(1, ym2612.REGS[i], 0);\r
    ym2612_write_local(2, i, 0);\r
    ym2612_write_local(3, ym2612.REGS[i|0x100], 0);\r
  }\r
\r
#ifdef __GP2X__\r
  if (PicoOpt & POPT_EXT_FM)\r
    ret = YM2612PicoStateLoad2_940(&tat, &tbt);\r
  else\r
#endif\r
    ret = YM2612PicoStateLoad2(&tat, &tbt);\r
  if (ret != 0) {\r
    elprintf(EL_STATUS, "old ym2612 state");\r
    return; // no saved timers\r
  }\r
\r
  tac = (1024 - ym2612.OPN.ST.TA) << 16;\r
  tbc = (256  - ym2612.OPN.ST.TB) << 16;\r
  if (ym2612.OPN.ST.mode & 1)\r
    timer_a_next_oflow = (int)((double)(tac - tat) / (double)tac * timer_a_step);\r
  else\r
    timer_a_next_oflow = TIMER_NO_OFLOW;\r
  if (ym2612.OPN.ST.mode & 2)\r
    timer_b_next_oflow = (int)((double)(tbc - tbt) / (double)tbc * timer_b_step);\r
  else\r
    timer_b_next_oflow = TIMER_NO_OFLOW;\r
  elprintf(EL_YMTIMER, "load: %i/%i, timer_a_next_oflow %i", tat>>16, tac>>16, timer_a_next_oflow >> 8);\r
  elprintf(EL_YMTIMER, "load: %i/%i, timer_b_next_oflow %i", tbt>>16, tbc>>16, timer_b_next_oflow >> 8);\r
}\r
\r
// -----------------------------------------------------------------\r
//                        z80 memhandlers\r
\r
static unsigned char MEMH_FUNC z80_md_vdp_read(unsigned short a)\r
{\r
  // TODO?\r
  elprintf(EL_ANOMALY, "z80 invalid r8 [%06x] %02x", a, 0xff);\r
  return 0xff;\r
}\r
\r
static unsigned char MEMH_FUNC z80_md_bank_read(unsigned short a)\r
{\r
  unsigned int addr68k;\r
  unsigned char ret;\r
\r
  addr68k = Pico.m.z80_bank68k<<15;\r
  addr68k += a & 0x7fff;\r
\r
  ret = m68k_read8(addr68k);\r
\r
  elprintf(EL_Z80BNK, "z80->68k r8 [%06x] %02x", addr68k, ret);\r
  return ret;\r
}\r
\r
static void MEMH_FUNC z80_md_ym2612_write(unsigned int a, unsigned char data)\r
{\r
  if (PicoOpt & POPT_EN_FM)\r
    emustatus |= ym2612_write_local(a, data, 1) & 1;\r
}\r
\r
static void MEMH_FUNC z80_md_vdp_br_write(unsigned int a, unsigned char data)\r
{\r
  // TODO: allow full VDP access\r
  if ((a&0xfff9) == 0x7f11) // 7f11 7f13 7f15 7f17\r
  {\r
    if (PicoOpt & POPT_EN_PSG)\r
      SN76496Write(data);\r
    return;\r
  }\r
\r
  if ((a>>8) == 0x60)\r
  {\r
    Pico.m.z80_bank68k >>= 1;\r
    Pico.m.z80_bank68k |= data << 8;\r
    Pico.m.z80_bank68k &= 0x1ff; // 9 bits and filled in the new top one\r
    return;\r
  }\r
\r
  elprintf(EL_ANOMALY, "z80 invalid w8 [%06x] %02x", a, data);\r
}\r
\r
static void MEMH_FUNC z80_md_bank_write(unsigned int a, unsigned char data)\r
{\r
  unsigned int addr68k;\r
\r
  addr68k = Pico.m.z80_bank68k << 15;\r
  addr68k += a & 0x7fff;\r
\r
  elprintf(EL_Z80BNK, "z80->68k w8 [%06x] %02x", addr68k, data);\r
  m68k_write8(addr68k, data);\r
}\r
\r
// -----------------------------------------------------------------\r
\r
static unsigned char z80_md_in(unsigned short p)\r
{\r
  elprintf(EL_ANOMALY, "Z80 port %04x read", p);\r
  return 0xff;\r
}\r
\r
static void z80_md_out(unsigned short p, unsigned char d)\r
{\r
  elprintf(EL_ANOMALY, "Z80 port %04x write %02x", p, d);\r
}\r
\r
static void z80_mem_setup(void)\r
{\r
  z80_map_set(z80_read_map, 0x0000, 0x1fff, Pico.zram, 0);\r
  z80_map_set(z80_read_map, 0x2000, 0x3fff, Pico.zram, 0);\r
  z80_map_set(z80_read_map, 0x4000, 0x5fff, ym2612_read_local_z80, 1);\r
  z80_map_set(z80_read_map, 0x6000, 0x7fff, z80_md_vdp_read, 1);\r
  z80_map_set(z80_read_map, 0x8000, 0xffff, z80_md_bank_read, 1);\r
\r
  z80_map_set(z80_write_map, 0x0000, 0x1fff, Pico.zram, 0);\r
  z80_map_set(z80_write_map, 0x2000, 0x3fff, Pico.zram, 0);\r
  z80_map_set(z80_write_map, 0x4000, 0x5fff, z80_md_ym2612_write, 1);\r
  z80_map_set(z80_write_map, 0x6000, 0x7fff, z80_md_vdp_br_write, 1);\r
  z80_map_set(z80_write_map, 0x8000, 0xffff, z80_md_bank_write, 1);\r
\r
#ifdef _USE_DRZ80\r
  drZ80.z80_in = z80_md_in;\r
  drZ80.z80_out = z80_md_out;\r
#endif\r
#ifdef _USE_CZ80\r
  Cz80_Set_Fetch(&CZ80, 0x0000, 0x1fff, (UINT32)Pico.zram); // main RAM\r
  Cz80_Set_Fetch(&CZ80, 0x2000, 0x3fff, (UINT32)Pico.zram); // mirror\r
  Cz80_Set_INPort(&CZ80, z80_md_in);\r
  Cz80_Set_OUTPort(&CZ80, z80_md_out);\r
#endif\r
}\r
\r