notaz.gp2x.de / picodrive.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drc: timing fixes
[picodrive.git] / pico / 32x / memory.c
CommitLineData
83ff19ec 1/*
cff531af 2 * PicoDrive
65514d85 3 * (C) notaz, 2009,2010,2013
cff531af 4 *
5 * This work is licensed under the terms of MAME license.
6 * See COPYING file in the top-level directory.
7 *
83ff19ec 8 * Register map:
9 * a15100 F....... R.....EA F.....AC N...VHMP 4000 // Fm Ren nrEs Aden Cart heN V H cMd Pwm
10 * a15102 ........ ......SM ? 4002 // intS intM
11 * a15104 ........ ......10 ........ hhhhhhhh 4004 // bk1 bk0 Hint
12 * a15106 F....... .....SDR UE...... .....SDR 4006 // Full 68S Dma Rv fUll[fb] Empt[fb]
13 * a15108 (32bit DREQ src) 4008
14 * a1510c (32bit DREQ dst) 400c
15 * a15110 llllllll llllll00 4010 // DREQ Len
16 * a15112 (16bit FIFO reg) 4012
17 * a15114 ? (16bit VRES clr) 4014
18 * a15116 ? (16bit Vint clr) 4016
19 * a15118 ? (16bit Hint clr) 4018
20 * a1511a ........ .......C (16bit CMD clr) 401a // Cm
21 * a1511c ? (16bit PWM clr) 401c
22 * a1511e ? ? 401e
23 * a15120 (16 bytes comm) 2020
24 * a15130 (PWM) 2030
65514d85 25 *
26 * SH2 addr lines:
27 * iii. .cc. ..xx * // Internal, Cs, x
28 *
29 * sh2 map, wait/bus cycles (from docs):
30 * r w
31 * rom 0000000-0003fff 1 -
32 * sys reg 0004000-00040ff 1 1
33 * vdp reg 0004100-00041ff 5 5
34 * vdp pal 0004200-00043ff 5 5
35 * rom 2000000-23fffff 6-15
36 * dram/fb 4000000-401ffff 5-12 1-3
37 * fb ovr 4020000-403ffff
38 * sdram 6000000-603ffff 12 2 (cycles)
39 * d.a. c0000000-?
83ff19ec 40 */
be2c4208 41#include "../pico_int.h"
42#include "../memory.h"
f4bb5d6b 43#ifdef DRC_SH2
44#include "../../cpu/sh2/compiler.h"
45#endif
be2c4208 46
236990cf 47#if 0
c987bb5c 48#undef ash2_end_run
49#undef SekEndRun
50#define ash2_end_run(x)
51#define SekEndRun(x)
52#endif
53
be2c4208 54static const char str_mars[] = "MARS";
55
83ff19ec 56void *p32x_bios_g, *p32x_bios_m, *p32x_bios_s;
974fdb5b 57struct Pico32xMem *Pico32xMem;
58
5e49c3a8 59static void bank_switch(int b);
60
266c6afa 61// poll detection
4ea707e1 62#define POLL_THRESHOLD 6
63
266c6afa 64struct poll_det {
be20816c 65 u32 addr, cycles, cyc_max;
66 int cnt, flag;
266c6afa 67};
b78efee2 68static struct poll_det m68k_poll, sh2_poll[2];
266c6afa 69
be20816c 70static int p32x_poll_detect(struct poll_det *pd, u32 a, u32 cycles, int is_vdp)
266c6afa 71{
b78efee2 72 int ret = 0, flag = pd->flag;
73
74 if (is_vdp)
75 flag <<= 3;
266c6afa 76
1d7a28a7 77 if (a - 2 <= pd->addr && pd->addr <= a + 2 && cycles - pd->cycles <= pd->cyc_max) {
266c6afa 78 pd->cnt++;
79 if (pd->cnt > POLL_THRESHOLD) {
80 if (!(Pico32x.emu_flags & flag)) {
be20816c 81 elprintf(EL_32X, "%s poll addr %08x, cyc %u",
82 flag & (P32XF_68KPOLL|P32XF_68KVPOLL) ? "m68k" :
83 (flag & (P32XF_MSH2POLL|P32XF_MSH2VPOLL) ? "msh2" : "ssh2"), a, cycles - pd->cycles);
266c6afa 84 ret = 1;
85 }
86 Pico32x.emu_flags |= flag;
87 }
88 }
c987bb5c 89 else {
266c6afa 90 pd->cnt = 0;
c987bb5c 91 pd->addr = a;
92 }
be20816c 93 pd->cycles = cycles;
266c6afa 94
95 return ret;
96}
97
b78efee2 98static int p32x_poll_undetect(struct poll_det *pd, int is_vdp)
266c6afa 99{
b78efee2 100 int ret = 0, flag = pd->flag;
101 if (is_vdp)
be20816c 102 flag <<= 3; // VDP only
103 else
104 flag |= flag << 3; // both
105 if (Pico32x.emu_flags & flag) {
106 elprintf(EL_32X, "poll %02x -> %02x", Pico32x.emu_flags, Pico32x.emu_flags & ~flag);
266c6afa 107 ret = 1;
be20816c 108 }
266c6afa 109 Pico32x.emu_flags &= ~flag;
be20816c 110 pd->addr = pd->cnt = 0;
266c6afa 111 return ret;
112}
113
87accdf7 114void p32x_poll_event(int cpu_mask, int is_vdp)
4ea707e1 115{
87accdf7 116 if (cpu_mask & 1)
117 p32x_poll_undetect(&sh2_poll[0], is_vdp);
118 if (cpu_mask & 2)
119 p32x_poll_undetect(&sh2_poll[1], is_vdp);
4ea707e1 120}
121
974fdb5b 122// SH2 faking
b78efee2 123//#define FAKE_SH2
acd35d4c 124int p32x_csum_faked;
125#ifdef FAKE_SH2
974fdb5b 126static const u16 comm_fakevals[] = {
127 0x4d5f, 0x4f4b, // M_OK
128 0x535f, 0x4f4b, // S_OK
5e49c3a8 129 0x4D41, 0x5346, // MASF - Brutal Unleashed
130 0x5331, 0x4d31, // Darxide
131 0x5332, 0x4d32,
132 0x5333, 0x4d33,
133 0x0000, 0x0000, // eq for doom
974fdb5b 134 0x0002, // Mortal Kombat
acd35d4c 135// 0, // pad
be2c4208 136};
acd35d4c 137
138static u32 sh2_comm_faker(u32 a)
139{
140 static int f = 0;
141 if (a == 0x28 && !p32x_csum_faked) {
142 p32x_csum_faked = 1;
143 return *(unsigned short *)(Pico.rom + 0x18e);
144 }
145 if (f >= sizeof(comm_fakevals) / sizeof(comm_fakevals[0]))
146 f = 0;
147 return comm_fakevals[f++];
148}
149#endif
be2c4208 150
4ea707e1 151// DMAC handling
152static struct {
153 unsigned int sar0, dar0, tcr0; // src addr, dst addr, transfer count
154 unsigned int chcr0; // chan ctl
155 unsigned int sar1, dar1, tcr1; // same for chan 1
156 unsigned int chcr1;
157 int pad[4];
158 unsigned int dmaor;
159} * dmac0;
160
161static void dma_68k2sh2_do(void)
162{
163 unsigned short *dreqlen = &Pico32x.regs[0x10 / 2];
164 int i;
165
166 if (dmac0->tcr0 != *dreqlen)
167 elprintf(EL_32X|EL_ANOMALY, "tcr0 and dreq len differ: %d != %d", dmac0->tcr0, *dreqlen);
168
1b3f5844 169 // HACK: assume bus is busy and SH2 is halted
170 // XXX: use different mechanism for this, not poll det
171 Pico32x.emu_flags |= P32XF_MSH2POLL; // id ? P32XF_SSH2POLL : P32XF_MSH2POLL;
172
4ea707e1 173 for (i = 0; i < Pico32x.dmac_ptr && dmac0->tcr0 > 0; i++) {
bcf65fd6 174 elprintf(EL_32X, "dmaw [%08x] %04x, left %d", dmac0->dar0, Pico32x.dmac_fifo[i], *dreqlen);
175 p32x_sh2_write16(dmac0->dar0, Pico32x.dmac_fifo[i], &msh2);
4ea707e1 176 dmac0->dar0 += 2;
177 dmac0->tcr0--;
178 (*dreqlen)--;
179 }
180
181 Pico32x.dmac_ptr = 0; // HACK
182 Pico32x.regs[6 / 2] &= ~P32XS_FULL;
183 if (*dreqlen == 0)
184 Pico32x.regs[6 / 2] &= ~P32XS_68S; // transfer complete
be20816c 185 if (dmac0->tcr0 == 0) {
4ea707e1 186 dmac0->chcr0 |= 2; // DMA has ended normally
be20816c 187 p32x_poll_undetect(&sh2_poll[0], 0);
188 }
4ea707e1 189}
190
191// ------------------------------------------------------------------
b78efee2 192// 68k regs
4ea707e1 193
be2c4208 194static u32 p32x_reg_read16(u32 a)
195{
196 a &= 0x3e;
197
3cf9570b 198#if 0
974fdb5b 199 if ((a & 0x30) == 0x20)
acd35d4c 200 return sh2_comm_faker(a);
266c6afa 201#else
5fadfb1c 202 if ((a & 0x30) == 0x20) {
5fadfb1c 203 static u32 dr2 = 0;
a8fd6e37 204 unsigned int cycles = SekCyclesDoneT();
205 int comreg = 1 << (a & 0x0f) / 2;
206
207 // evil X-Men proto polls in a dbra loop and expects it to expire..
5fadfb1c 208 if (SekDar(2) != dr2)
209 m68k_poll.cnt = 0;
210 dr2 = SekDar(2);
211
a8fd6e37 212 if (cycles - msh2.m68krcycles_done > 500)
213 p32x_sync_sh2s(cycles);
214 if (Pico32x.comm_dirty_sh2 & comreg)
215 Pico32x.comm_dirty_sh2 &= ~comreg;
216 else if (p32x_poll_detect(&m68k_poll, a, cycles, 0)) {
5fadfb1c 217 SekSetStop(1);
218 SekEndTimeslice(16);
219 }
220 dr2 = SekDar(2);
a8fd6e37 221 goto out;
266c6afa 222 }
acd35d4c 223#endif
87accdf7 224
a8fd6e37 225 if (a == 2) { // INTM, INTS
226 unsigned int cycles = SekCyclesDoneT();
227 if (cycles - msh2.m68krcycles_done > 64)
228 p32x_sync_sh2s(cycles);
229 return ((Pico32x.sh2irqi[0] & P32XI_CMD) >> 4) | ((Pico32x.sh2irqi[1] & P32XI_CMD) >> 3);
230 }
231
db1d3564 232 if ((a & 0x30) == 0x30)
233 return p32x_pwm_read16(a);
974fdb5b 234
a8fd6e37 235out:
be2c4208 236 return Pico32x.regs[a / 2];
237}
238
be2c4208 239static void p32x_reg_write8(u32 a, u32 d)
240{
acd35d4c 241 u16 *r = Pico32x.regs;
be2c4208 242 a &= 0x3f;
243
97d3f47f 244 // for things like bset on comm port
245 m68k_poll.cnt = 0;
246
acd35d4c 247 switch (a) {
4ea707e1 248 case 0: // adapter ctl
83ff19ec 249 r[0] = (r[0] & ~P32XS_FM) | ((d << 8) & P32XS_FM);
250 return;
251 case 1: // adapter ctl, RES bit writeable
252 if ((d ^ r[0]) & d & P32XS_nRES)
253 p32x_reset_sh2s();
254 r[0] = (r[0] & ~P32XS_nRES) | (d & P32XS_nRES);
1b3f5844 255 return;
4ea707e1 256 case 3: // irq ctl
257 if ((d & 1) && !(Pico32x.sh2irqi[0] & P32XI_CMD)) {
a8fd6e37 258 p32x_sync_sh2s(SekCyclesDoneT());
4ea707e1 259 Pico32x.sh2irqi[0] |= P32XI_CMD;
1f1ff763 260 p32x_update_irls(0);
4ea707e1 261 }
b78efee2 262 if ((d & 2) && !(Pico32x.sh2irqi[1] & P32XI_CMD)) {
a8fd6e37 263 p32x_sync_sh2s(SekCyclesDoneT());
b78efee2 264 Pico32x.sh2irqi[1] |= P32XI_CMD;
1f1ff763 265 p32x_update_irls(0);
b78efee2 266 }
1b3f5844 267 return;
4ea707e1 268 case 5: // bank
acd35d4c 269 d &= 7;
4ea707e1 270 if (r[4 / 2] != d) {
271 r[4 / 2] = d;
acd35d4c 272 bank_switch(d);
273 }
1b3f5844 274 return;
4ea707e1 275 case 7: // DREQ ctl
97d3f47f 276 r[6 / 2] = (r[6 / 2] & P32XS_FULL) | (d & (P32XS_68S|P32XS_DMA|P32XS_RV));
1b3f5844 277 return;
87accdf7 278 case 0x1b: // TV
279 r[0x1a / 2] = d;
1b3f5844 280 return;
281 }
282
283 if ((a & 0x30) == 0x20) {
284 u8 *r8 = (u8 *)r;
a8fd6e37 285 int cycles = SekCyclesDoneT();
286 int comreg;
287
288 if (r8[a ^ 1] == d)
289 return;
290
291 comreg = 1 << (a & 0x0f) / 2;
292 if (Pico32x.comm_dirty_68k & comreg)
293 p32x_sync_sh2s(cycles);
294
1b3f5844 295 r8[a ^ 1] = d;
236990cf 296 p32x_poll_undetect(&sh2_poll[0], 0);
297 p32x_poll_undetect(&sh2_poll[1], 0);
a8fd6e37 298 Pico32x.comm_dirty_68k |= comreg;
299
300 if (cycles - (int)msh2.m68krcycles_done > 120)
301 p32x_sync_sh2s(cycles);
1b3f5844 302 return;
5e49c3a8 303 }
304}
305
306static void p32x_reg_write16(u32 a, u32 d)
307{
acd35d4c 308 u16 *r = Pico32x.regs;
309 a &= 0x3e;
310
97d3f47f 311 // for things like bset on comm port
312 m68k_poll.cnt = 0;
313
acd35d4c 314 switch (a) {
4ea707e1 315 case 0x00: // adapter ctl
83ff19ec 316 if ((d ^ r[0]) & d & P32XS_nRES)
317 p32x_reset_sh2s();
318 r[0] = (r[0] & ~(P32XS_FM|P32XS_nRES)) | (d & (P32XS_FM|P32XS_nRES));
acd35d4c 319 return;
4ea707e1 320 case 0x10: // DREQ len
321 r[a / 2] = d & ~3;
322 return;
323 case 0x12: // FIFO reg
324 if (!(r[6 / 2] & P32XS_68S)) {
325 elprintf(EL_32X|EL_ANOMALY, "DREQ FIFO w16 without 68S?");
326 return;
327 }
328 if (Pico32x.dmac_ptr < DMAC_FIFO_LEN) {
329 Pico32x.dmac_fifo[Pico32x.dmac_ptr++] = d;
330 if ((Pico32x.dmac_ptr & 3) == 0 && (dmac0->chcr0 & 3) == 1 && (dmac0->dmaor & 1))
331 dma_68k2sh2_do();
332 if (Pico32x.dmac_ptr == DMAC_FIFO_LEN)
333 r[6 / 2] |= P32XS_FULL;
334 }
335 break;
acd35d4c 336 }
337
4ea707e1 338 // DREQ src, dst
339 if ((a & 0x38) == 0x08) {
340 r[a / 2] = d;
341 return;
342 }
343 // comm port
a8fd6e37 344 else if ((a & 0x30) == 0x20) {
345 int cycles = SekCyclesDoneT();
346 int comreg;
347
348 if (r[a / 2] == d)
349 return;
350
351 comreg = 1 << (a & 0x0f) / 2;
352 if (Pico32x.comm_dirty_68k & comreg)
353 p32x_sync_sh2s(cycles);
354
acd35d4c 355 r[a / 2] = d;
236990cf 356 p32x_poll_undetect(&sh2_poll[0], 0);
357 p32x_poll_undetect(&sh2_poll[1], 0);
a8fd6e37 358 Pico32x.comm_dirty_68k |= comreg;
359
360 if (cycles - (int)msh2.m68krcycles_done > 120)
361 p32x_sync_sh2s(cycles);
acd35d4c 362 return;
363 }
db1d3564 364 // PWM
365 else if ((a & 0x30) == 0x30) {
366 p32x_pwm_write16(a, d);
367 return;
368 }
acd35d4c 369
5e49c3a8 370 p32x_reg_write8(a + 1, d);
be2c4208 371}
372
4ea707e1 373// ------------------------------------------------------------------
be2c4208 374// VDP regs
375static u32 p32x_vdp_read16(u32 a)
376{
377 a &= 0x0e;
378
379 return Pico32x.vdp_regs[a / 2];
380}
381
be2c4208 382static void p32x_vdp_write8(u32 a, u32 d)
383{
974fdb5b 384 u16 *r = Pico32x.vdp_regs;
be2c4208 385 a &= 0x0f;
386
4ea707e1 387 // for FEN checks between writes
b78efee2 388 sh2_poll[0].cnt = 0;
4ea707e1 389
974fdb5b 390 // TODO: verify what's writeable
be2c4208 391 switch (a) {
974fdb5b 392 case 0x01:
5e49c3a8 393 // priority inversion is handled in palette
394 if ((r[0] ^ d) & P32XV_PRI)
395 Pico32x.dirty_pal = 1;
974fdb5b 396 r[0] = (r[0] & P32XV_nPAL) | (d & 0xff);
be20816c 397 break;
e51e5983 398 case 0x03: // shift (for pp mode)
399 r[2 / 2] = d & 1;
400 break;
be20816c 401 case 0x05: // fill len
402 r[4 / 2] = d & 0xff;
974fdb5b 403 break;
be2c4208 404 case 0x0b:
974fdb5b 405 d &= 1;
406 Pico32x.pending_fb = d;
407 // if we are blanking and FS bit is changing
4ea707e1 408 if (((r[0x0a/2] & P32XV_VBLK) || (r[0] & P32XV_Mx) == 0) && ((r[0x0a/2] ^ d) & P32XV_FS)) {
b4db550e 409 r[0x0a/2] ^= P32XV_FS;
974fdb5b 410 Pico32xSwapDRAM(d ^ 1);
266c6afa 411 elprintf(EL_32X, "VDP FS: %d", r[0x0a/2] & P32XV_FS);
be2c4208 412 }
413 break;
414 }
415}
416
a8fd6e37 417static void p32x_vdp_write16(u32 a, u32 d, u32 cycles)
974fdb5b 418{
be20816c 419 a &= 0x0e;
420 if (a == 6) { // fill start
421 Pico32x.vdp_regs[6 / 2] = d;
422 return;
423 }
424 if (a == 8) { // fill data
425 u16 *dram = Pico32xMem->dram[(Pico32x.vdp_regs[0x0a/2] & P32XV_FS) ^ 1];
1b3f5844 426 int len = Pico32x.vdp_regs[4 / 2] + 1;
a8fd6e37 427 int len1 = len;
be20816c 428 a = Pico32x.vdp_regs[6 / 2];
a8fd6e37 429 while (len1--) {
be20816c 430 dram[a] = d;
431 a = (a & 0xff00) | ((a + 1) & 0xff);
432 }
a8fd6e37 433 Pico32x.vdp_regs[0x06 / 2] = a;
434 Pico32x.vdp_regs[0x08 / 2] = d;
435 if (cycles > 0) {
436 Pico32x.vdp_regs[0x0a / 2] |= P32XV_nFEN;
437 p32x_event_schedule(P32X_EVENT_FILLEND, cycles, len);
438 }
be20816c 439 return;
440 }
441
974fdb5b 442 p32x_vdp_write8(a | 1, d);
443}
444
4ea707e1 445// ------------------------------------------------------------------
acd35d4c 446// SH2 regs
b78efee2 447
448static u32 p32x_sh2reg_read16(u32 a, int cpuid)
acd35d4c 449{
4ea707e1 450 u16 *r = Pico32x.regs;
451 a &= 0xfe; // ?
266c6afa 452
4ea707e1 453 switch (a) {
454 case 0x00: // adapter/irq ctl
87accdf7 455 return (r[0] & P32XS_FM) | Pico32x.sh2_regs[0] | Pico32x.sh2irq_mask[cpuid];
c987bb5c 456 case 0x04: // H count (often as comm too)
f4c0720c 457 if (p32x_poll_detect(&sh2_poll[cpuid], a, ash2_cycles_done(&sh2s[cpuid]), 0))
458 ash2_end_run(&sh2s[cpuid], 8);
87accdf7 459 return Pico32x.sh2_regs[4 / 2];
4ea707e1 460 case 0x10: // DREQ len
461 return r[a / 2];
acd35d4c 462 }
4ea707e1 463
db1d3564 464 // DREQ src, dst
465 if ((a & 0x38) == 0x08)
4ea707e1 466 return r[a / 2];
db1d3564 467 // comm port
468 if ((a & 0x30) == 0x20) {
a8fd6e37 469 int comreg = 1 << (a & 0x0f) / 2;
470 if (Pico32x.comm_dirty_68k & comreg)
471 Pico32x.comm_dirty_68k &= ~comreg;
f4c0720c 472 else if (p32x_poll_detect(&sh2_poll[cpuid], a, ash2_cycles_done(&sh2s[cpuid]), 0))
473 ash2_end_run(&sh2s[cpuid], 8);
db1d3564 474 return r[a / 2];
475 }
476 if ((a & 0x30) == 0x30) {
477 sh2_poll[cpuid].cnt = 0;
478 return p32x_pwm_read16(a);
479 }
acd35d4c 480
481 return 0;
482}
483
b78efee2 484static void p32x_sh2reg_write8(u32 a, u32 d, int cpuid)
acd35d4c 485{
4ea707e1 486 a &= 0xff;
87accdf7 487 switch (a) {
488 case 0: // FM
489 Pico32x.regs[0] &= ~P32XS_FM;
490 Pico32x.regs[0] |= (d << 8) & P32XS_FM;
1b3f5844 491 return;
87accdf7 492 case 1: //
493 Pico32x.sh2irq_mask[cpuid] = d & 0x8f;
494 Pico32x.sh2_regs[0] &= ~0x80;
495 Pico32x.sh2_regs[0] |= d & 0x80;
a8fd6e37 496 if (d & 1)
497 p32x_pwm_schedule(sh2s[cpuid].m68krcycles_done); // XXX: timing?
1f1ff763 498 p32x_update_irls(1);
1b3f5844 499 return;
87accdf7 500 case 5: // H count
501 Pico32x.sh2_regs[4 / 2] = d & 0xff;
c987bb5c 502 p32x_poll_undetect(&sh2_poll[cpuid ^ 1], 0);
1b3f5844 503 return;
504 }
505
506 if ((a & 0x30) == 0x20) {
507 u8 *r8 = (u8 *)Pico32x.regs;
a8fd6e37 508 int comreg;
509 if (r8[a ^ 1] == d)
510 return;
511
1b3f5844 512 r8[a ^ 1] = d;
5fadfb1c 513 if (p32x_poll_undetect(&m68k_poll, 0))
514 SekSetStop(0);
1b3f5844 515 p32x_poll_undetect(&sh2_poll[cpuid ^ 1], 0);
a8fd6e37 516 comreg = 1 << (a & 0x0f) / 2;
517 Pico32x.comm_dirty_sh2 |= comreg;
1b3f5844 518 return;
4ea707e1 519 }
acd35d4c 520}
521
b78efee2 522static void p32x_sh2reg_write16(u32 a, u32 d, int cpuid)
acd35d4c 523{
4ea707e1 524 a &= 0xfe;
acd35d4c 525
db1d3564 526 // comm
a8fd6e37 527 if ((a & 0x30) == 0x20) {
528 int comreg;
529 if (Pico32x.regs[a / 2] == d)
530 return;
531
b78efee2 532 Pico32x.regs[a / 2] = d;
5fadfb1c 533 if (p32x_poll_undetect(&m68k_poll, 0))
534 SekSetStop(0);
b78efee2 535 p32x_poll_undetect(&sh2_poll[cpuid ^ 1], 0);
a8fd6e37 536 comreg = 1 << (a & 0x0f) / 2;
537 Pico32x.comm_dirty_sh2 |= comreg;
acd35d4c 538 return;
539 }
db1d3564 540 // PWM
541 else if ((a & 0x30) == 0x30) {
542 p32x_pwm_write16(a, d);
543 return;
544 }
acd35d4c 545
4ea707e1 546 switch (a) {
87accdf7 547 case 0: // FM
548 Pico32x.regs[0] &= ~P32XS_FM;
549 Pico32x.regs[0] |= d & P32XS_FM;
550 break;
4ea707e1 551 case 0x14: Pico32x.sh2irqs &= ~P32XI_VRES; goto irls;
552 case 0x16: Pico32x.sh2irqs &= ~P32XI_VINT; goto irls;
553 case 0x18: Pico32x.sh2irqs &= ~P32XI_HINT; goto irls;
b78efee2 554 case 0x1a: Pico32x.sh2irqi[cpuid] &= ~P32XI_CMD; goto irls;
be20816c 555 case 0x1c:
556 Pico32x.sh2irqs &= ~P32XI_PWM;
a8fd6e37 557 if (!(Pico32x.emu_flags & P32XF_PWM_PEND))
558 p32x_pwm_schedule(sh2s[cpuid].m68krcycles_done); // timing?
be20816c 559 goto irls;
4ea707e1 560 }
561
b78efee2 562 p32x_sh2reg_write8(a | 1, d, cpuid);
4ea707e1 563 return;
564
565irls:
1f1ff763 566 p32x_update_irls(1);
4ea707e1 567}
568
87accdf7 569// ------------------------------------------------------------------
570// SH2 internal peripherals
1d7a28a7 571// we keep them in little endian format
87accdf7 572static u32 sh2_peripheral_read8(u32 a, int id)
573{
574 u8 *r = (void *)Pico32xMem->sh2_peri_regs[id];
575 u32 d;
576
577 a &= 0x1ff;
1d7a28a7 578 d = PREG8(r, a);
87accdf7 579
580 elprintf(EL_32X, "%csh2 peri r8 [%08x] %02x @%06x", id ? 's' : 'm', a | ~0x1ff, d, sh2_pc(id));
581 return d;
582}
583
1d7a28a7 584static u32 sh2_peripheral_read16(u32 a, int id)
585{
586 u16 *r = (void *)Pico32xMem->sh2_peri_regs[id];
587 u32 d;
588
589 a &= 0x1ff;
590 d = r[(a / 2) ^ 1];
591
592 elprintf(EL_32X, "%csh2 peri r16 [%08x] %04x @%06x", id ? 's' : 'm', a | ~0x1ff, d, sh2_pc(id));
593 return d;
594}
595
87accdf7 596static u32 sh2_peripheral_read32(u32 a, int id)
4ea707e1 597{
598 u32 d;
599 a &= 0x1fc;
97d3f47f 600 d = Pico32xMem->sh2_peri_regs[id][a / 4];
4ea707e1 601
97d3f47f 602 elprintf(EL_32X, "%csh2 peri r32 [%08x] %08x @%06x", id ? 's' : 'm', a | ~0x1ff, d, sh2_pc(id));
4ea707e1 603 return d;
acd35d4c 604}
605
e05b81fc 606static int REGPARM(3) sh2_peripheral_write8(u32 a, u32 d, int id)
87accdf7 607{
608 u8 *r = (void *)Pico32xMem->sh2_peri_regs[id];
609 elprintf(EL_32X, "%csh2 peri w8 [%08x] %02x @%06x", id ? 's' : 'm', a, d, sh2_pc(id));
610
611 a &= 0x1ff;
1d7a28a7 612 PREG8(r, a) = d;
613
614 // X-men SCI hack
615 if ((a == 2 && (d & 0x20)) || // transmiter enabled
616 (a == 4 && !(d & 0x80))) { // valid data in TDR
617 void *oregs = Pico32xMem->sh2_peri_regs[id ^ 1];
618 if ((PREG8(oregs, 2) & 0x50) == 0x50) { // receiver + irq enabled
619 int level = PREG8(oregs, 0x60) >> 4;
620 int vector = PREG8(oregs, 0x63) & 0x7f;
621 elprintf(EL_32X, "%csh2 SCI recv irq (%d, %d)", (id ^ 1) ? 's' : 'm', level, vector);
622 sh2_internal_irq(&sh2s[id ^ 1], level, vector);
e05b81fc 623 return 1;
1d7a28a7 624 }
625 }
e05b81fc 626 return 0;
1d7a28a7 627}
628
e05b81fc 629static int REGPARM(3) sh2_peripheral_write16(u32 a, u32 d, int id)
1d7a28a7 630{
631 u16 *r = (void *)Pico32xMem->sh2_peri_regs[id];
632 elprintf(EL_32X, "%csh2 peri w16 [%08x] %04x @%06x", id ? 's' : 'm', a, d, sh2_pc(id));
633
634 a &= 0x1ff;
635
636 // evil WDT
637 if (a == 0x80) {
638 if ((d & 0xff00) == 0xa500) { // WTCSR
639 PREG8(r, 0x80) = d;
640 p32x_timers_recalc();
641 }
642 if ((d & 0xff00) == 0x5a00) // WTCNT
643 PREG8(r, 0x81) = d;
e05b81fc 644 return 0;
1d7a28a7 645 }
646
647 r[(a / 2) ^ 1] = d;
e05b81fc 648 return 0;
87accdf7 649}
650
651static void sh2_peripheral_write32(u32 a, u32 d, int id)
4ea707e1 652{
be20816c 653 u32 *r = Pico32xMem->sh2_peri_regs[id];
b78efee2 654 elprintf(EL_32X, "%csh2 peri w32 [%08x] %08x @%06x", id ? 's' : 'm', a, d, sh2_pc(id));
4ea707e1 655
656 a &= 0x1fc;
657 r[a / 4] = d;
658
97d3f47f 659 switch (a) {
be20816c 660 // division unit (TODO: verify):
97d3f47f 661 case 0x104: // DVDNT: divident L, starts divide
662 elprintf(EL_32X, "%csh2 divide %08x / %08x", id ? 's' : 'm', d, r[0x100 / 4]);
663 if (r[0x100 / 4]) {
be20816c 664 signed int divisor = r[0x100 / 4];
665 r[0x118 / 4] = r[0x110 / 4] = (signed int)d % divisor;
666 r[0x104 / 4] = r[0x11c / 4] = r[0x114 / 4] = (signed int)d / divisor;
97d3f47f 667 }
1625ed01 668 else
669 r[0x110 / 4] = r[0x114 / 4] = r[0x118 / 4] = r[0x11c / 4] = 0; // ?
97d3f47f 670 break;
671 case 0x114:
672 elprintf(EL_32X, "%csh2 divide %08x%08x / %08x @%08x",
673 id ? 's' : 'm', r[0x110 / 4], d, r[0x100 / 4], sh2_pc(id));
674 if (r[0x100 / 4]) {
be20816c 675 signed long long divident = (signed long long)r[0x110 / 4] << 32 | d;
676 signed int divisor = r[0x100 / 4];
97d3f47f 677 // XXX: undocumented mirroring to 0x118,0x11c?
be20816c 678 r[0x118 / 4] = r[0x110 / 4] = divident % divisor;
1625ed01 679 divident /= divisor;
680 r[0x11c / 4] = r[0x114 / 4] = divident;
681 divident >>= 31;
682 if ((unsigned long long)divident + 1 > 1) {
683 //elprintf(EL_32X, "%csh2 divide overflow! @%08x", id ? 's' : 'm', sh2_pc(id));
684 r[0x11c / 4] = r[0x114 / 4] = divident > 0 ? 0x7fffffff : 0x80000000; // overflow
685 }
97d3f47f 686 }
1625ed01 687 else
688 r[0x110 / 4] = r[0x114 / 4] = r[0x118 / 4] = r[0x11c / 4] = 0; // ?
97d3f47f 689 break;
690 }
691
4ea707e1 692 if ((a == 0x1b0 || a == 0x18c) && (dmac0->chcr0 & 3) == 1 && (dmac0->dmaor & 1)) {
693 elprintf(EL_32X, "sh2 DMA %08x -> %08x, cnt %d, chcr %04x @%06x",
b78efee2 694 dmac0->sar0, dmac0->dar0, dmac0->tcr0, dmac0->chcr0, sh2_pc(id));
4ea707e1 695 dmac0->tcr0 &= 0xffffff;
be20816c 696
1b3f5844 697 // HACK: assume 68k starts writing soon and end the timeslice
f4c0720c 698 ash2_end_run(&sh2s[id], 16);
be20816c 699
4ea707e1 700 // DREQ is only sent after first 4 words are written.
701 // we do multiple of 4 words to avoid messing up alignment
702 if (dmac0->sar0 == 0x20004012 && Pico32x.dmac_ptr && (Pico32x.dmac_ptr & 3) == 0) {
703 elprintf(EL_32X, "68k -> sh2 DMA");
704 dma_68k2sh2_do();
705 }
706 }
707}
708
709// ------------------------------------------------------------------
83ff19ec 710// 32x handlers
711
712// after ADEN
713static u32 PicoRead8_32x_on(u32 a)
be2c4208 714{
715 u32 d = 0;
716 if ((a & 0xffc0) == 0x5100) { // a15100
717 d = p32x_reg_read16(a);
718 goto out_16to8;
719 }
720
83ff19ec 721 if ((a & 0xfc00) != 0x5000)
722 return PicoRead8_io(a);
974fdb5b 723
724 if ((a & 0xfff0) == 0x5180) { // a15180
be2c4208 725 d = p32x_vdp_read16(a);
726 goto out_16to8;
727 }
728
974fdb5b 729 if ((a & 0xfe00) == 0x5200) { // a15200
730 d = Pico32xMem->pal[(a & 0x1ff) / 2];
731 goto out_16to8;
732 }
733
be2c4208 734 if ((a & 0xfffc) == 0x30ec) { // a130ec
735 d = str_mars[a & 3];
736 goto out;
737 }
738
739 elprintf(EL_UIO, "m68k unmapped r8 [%06x] @%06x", a, SekPc);
740 return d;
741
742out_16to8:
743 if (a & 1)
744 d &= 0xff;
745 else
746 d >>= 8;
747
748out:
749 elprintf(EL_32X, "m68k 32x r8 [%06x] %02x @%06x", a, d, SekPc);
750 return d;
751}
752
83ff19ec 753static u32 PicoRead16_32x_on(u32 a)
be2c4208 754{
755 u32 d = 0;
756 if ((a & 0xffc0) == 0x5100) { // a15100
757 d = p32x_reg_read16(a);
758 goto out;
759 }
760
83ff19ec 761 if ((a & 0xfc00) != 0x5000)
762 return PicoRead16_io(a);
974fdb5b 763
764 if ((a & 0xfff0) == 0x5180) { // a15180
be2c4208 765 d = p32x_vdp_read16(a);
766 goto out;
767 }
768
974fdb5b 769 if ((a & 0xfe00) == 0x5200) { // a15200
770 d = Pico32xMem->pal[(a & 0x1ff) / 2];
771 goto out;
772 }
773
be2c4208 774 if ((a & 0xfffc) == 0x30ec) { // a130ec
775 d = !(a & 2) ? ('M'<<8)|'A' : ('R'<<8)|'S';
776 goto out;
777 }
778
779 elprintf(EL_UIO, "m68k unmapped r16 [%06x] @%06x", a, SekPc);
780 return d;
781
782out:
783 elprintf(EL_32X, "m68k 32x r16 [%06x] %04x @%06x", a, d, SekPc);
784 return d;
785}
786
83ff19ec 787static void PicoWrite8_32x_on(u32 a, u32 d)
be2c4208 788{
789 if ((a & 0xfc00) == 0x5000)
790 elprintf(EL_32X, "m68k 32x w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
791
792 if ((a & 0xffc0) == 0x5100) { // a15100
793 p32x_reg_write8(a, d);
794 return;
795 }
796
83ff19ec 797 if ((a & 0xfc00) != 0x5000) {
798 PicoWrite8_io(a, d);
799 return;
800 }
974fdb5b 801
802 if ((a & 0xfff0) == 0x5180) { // a15180
be2c4208 803 p32x_vdp_write8(a, d);
804 return;
805 }
806
974fdb5b 807 // TODO: verify
808 if ((a & 0xfe00) == 0x5200) { // a15200
809 elprintf(EL_32X|EL_ANOMALY, "m68k 32x PAL w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
810 ((u8 *)Pico32xMem->pal)[(a & 0x1ff) ^ 1] = d;
811 Pico32x.dirty_pal = 1;
812 return;
813 }
814
be2c4208 815 elprintf(EL_UIO, "m68k unmapped w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
816}
817
83ff19ec 818static void PicoWrite16_32x_on(u32 a, u32 d)
be2c4208 819{
820 if ((a & 0xfc00) == 0x5000)
553c3eaa 821 elprintf(EL_32X, "m68k 32x w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
be2c4208 822
823 if ((a & 0xffc0) == 0x5100) { // a15100
824 p32x_reg_write16(a, d);
825 return;
826 }
827
83ff19ec 828 if ((a & 0xfc00) != 0x5000) {
829 PicoWrite16_io(a, d);
830 return;
831 }
974fdb5b 832
833 if ((a & 0xfff0) == 0x5180) { // a15180
a8fd6e37 834 p32x_vdp_write16(a, d, 0); // FIXME?
be2c4208 835 return;
836 }
837
974fdb5b 838 if ((a & 0xfe00) == 0x5200) { // a15200
839 Pico32xMem->pal[(a & 0x1ff) / 2] = d;
840 Pico32x.dirty_pal = 1;
841 return;
842 }
843
be2c4208 844 elprintf(EL_UIO, "m68k unmapped w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
845}
846
83ff19ec 847// before ADEN
848u32 PicoRead8_32x(u32 a)
849{
850 u32 d = 0;
851 if ((a & 0xffc0) == 0x5100) { // a15100
852 // regs are always readable
853 d = ((u8 *)Pico32x.regs)[(a & 0x3f) ^ 1];
854 goto out;
855 }
856
857 if ((a & 0xfffc) == 0x30ec) { // a130ec
858 d = str_mars[a & 3];
859 goto out;
860 }
861
862 elprintf(EL_UIO, "m68k unmapped r8 [%06x] @%06x", a, SekPc);
863 return d;
864
865out:
866 elprintf(EL_32X, "m68k 32x r8 [%06x] %02x @%06x", a, d, SekPc);
867 return d;
868}
869
870u32 PicoRead16_32x(u32 a)
871{
872 u32 d = 0;
873 if ((a & 0xffc0) == 0x5100) { // a15100
874 d = Pico32x.regs[(a & 0x3f) / 2];
875 goto out;
876 }
877
878 if ((a & 0xfffc) == 0x30ec) { // a130ec
879 d = !(a & 2) ? ('M'<<8)|'A' : ('R'<<8)|'S';
880 goto out;
881 }
882
883 elprintf(EL_UIO, "m68k unmapped r16 [%06x] @%06x", a, SekPc);
884 return d;
885
886out:
887 elprintf(EL_32X, "m68k 32x r16 [%06x] %04x @%06x", a, d, SekPc);
888 return d;
889}
890
891void PicoWrite8_32x(u32 a, u32 d)
892{
893 if ((a & 0xffc0) == 0x5100) { // a15100
894 u16 *r = Pico32x.regs;
895
896 elprintf(EL_32X, "m68k 32x w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
897 a &= 0x3f;
898 if (a == 1) {
899 if ((d ^ r[0]) & d & P32XS_ADEN) {
900 Pico32xStartup();
901 r[0] &= ~P32XS_nRES; // causes reset if specified by this write
902 r[0] |= P32XS_ADEN;
903 p32x_reg_write8(a, d); // forward for reset processing
904 }
905 return;
906 }
907
908 // allow only COMM for now
909 if ((a & 0x30) == 0x20) {
910 u8 *r8 = (u8 *)r;
911 r8[a ^ 1] = d;
912 }
913 return;
914 }
915
916 elprintf(EL_UIO, "m68k unmapped w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
917}
918
919void PicoWrite16_32x(u32 a, u32 d)
920{
921 if ((a & 0xffc0) == 0x5100) { // a15100
922 u16 *r = Pico32x.regs;
923
924 elprintf(EL_UIO, "m68k 32x w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
925 a &= 0x3e;
926 if (a == 0) {
927 if ((d ^ r[0]) & d & P32XS_ADEN) {
928 Pico32xStartup();
929 r[0] &= ~P32XS_nRES; // causes reset if specified by this write
930 r[0] |= P32XS_ADEN;
931 p32x_reg_write16(a, d); // forward for reset processing
932 }
933 return;
934 }
935
936 // allow only COMM for now
937 if ((a & 0x30) == 0x20)
938 r[a / 2] = d;
939 return;
940 }
941
942 elprintf(EL_UIO, "m68k unmapped w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
943}
944
945// -----------------------------------------------------------------
946
be2c4208 947// hint vector is writeable
948static void PicoWrite8_hint(u32 a, u32 d)
949{
950 if ((a & 0xfffc) == 0x0070) {
951 Pico32xMem->m68k_rom[a ^ 1] = d;
952 return;
953 }
954
955 elprintf(EL_UIO, "m68k unmapped w8 [%06x] %02x @%06x", a, d & 0xff, SekPc);
956}
957
958static void PicoWrite16_hint(u32 a, u32 d)
959{
960 if ((a & 0xfffc) == 0x0070) {
961 ((u16 *)Pico32xMem->m68k_rom)[a/2] = d;
962 return;
963 }
964
965 elprintf(EL_UIO, "m68k unmapped w16 [%06x] %04x @%06x", a, d & 0xffff, SekPc);
966}
967
5e49c3a8 968static void bank_switch(int b)
969{
970 unsigned int rs, bank;
971
972 bank = b << 20;
973 if (bank >= Pico.romsize) {
974 elprintf(EL_32X|EL_ANOMALY, "missing bank @ %06x", bank);
975 return;
976 }
977
978 // 32X ROM (unbanked, XXX: consider mirroring?)
979 rs = (Pico.romsize + M68K_BANK_MASK) & ~M68K_BANK_MASK;
980 rs -= bank;
981 if (rs > 0x100000)
982 rs = 0x100000;
983 cpu68k_map_set(m68k_read8_map, 0x900000, 0x900000 + rs - 1, Pico.rom + bank, 0);
984 cpu68k_map_set(m68k_read16_map, 0x900000, 0x900000 + rs - 1, Pico.rom + bank, 0);
985
986 elprintf(EL_32X, "bank %06x-%06x -> %06x", 0x900000, 0x900000 + rs - 1, bank);
602c28ca 987
988#ifdef EMU_F68K
989 // setup FAME fetchmap
990 for (rs = 0x90; rs < 0xa0; rs++)
be26eb23 991 PicoCpuFM68k.Fetch[rs] = (unsigned long)Pico.rom + bank - 0x900000;
602c28ca 992#endif
5e49c3a8 993}
994
acd35d4c 995// -----------------------------------------------------------------
996// SH2
997// -----------------------------------------------------------------
998
bcf65fd6 999// read8
1000static u32 sh2_read8_unmapped(u32 a, int id)
acd35d4c 1001{
bcf65fd6 1002 elprintf(EL_UIO, "%csh2 unmapped r8 [%08x] %02x @%06x",
1003 id ? 's' : 'm', a, 0, sh2_pc(id));
1004 return 0;
1005}
b78efee2 1006
bcf65fd6 1007static u32 sh2_read8_cs0(u32 a, int id)
1008{
1009 u32 d = 0;
97d3f47f 1010
bcf65fd6 1011 // 0x3ff00 is veridied
1012 if ((a & 0x3ff00) == 0x4000) {
b78efee2 1013 d = p32x_sh2reg_read16(a, id);
db1d3564 1014 goto out_16to8;
acd35d4c 1015 }
1016
bcf65fd6 1017 if ((a & 0x3ff00) == 0x4100) {
acd35d4c 1018 d = p32x_vdp_read16(a);
f4c0720c 1019 if (p32x_poll_detect(&sh2_poll[id], a, ash2_cycles_done(&sh2s[id]), 1))
1020 ash2_end_run(&sh2s[id], 8);
db1d3564 1021 goto out_16to8;
acd35d4c 1022 }
1023
bcf65fd6 1024 // TODO: mirroring?
1025 if (id == 0 && a < sizeof(Pico32xMem->sh2_rom_m))
1026 return Pico32xMem->sh2_rom_m[a ^ 1];
1027 if (id == 1 && a < sizeof(Pico32xMem->sh2_rom_s))
1028 return Pico32xMem->sh2_rom_s[a ^ 1];
1029
1f1ff763 1030 if ((a & 0x3fe00) == 0x4200) {
acd35d4c 1031 d = Pico32xMem->pal[(a & 0x1ff) / 2];
1032 goto out_16to8;
1033 }
1034
bcf65fd6 1035 return sh2_read8_unmapped(a, id);
acd35d4c 1036
1037out_16to8:
1038 if (a & 1)
1039 d &= 0xff;
1040 else
1041 d >>= 8;
1042
b78efee2 1043 elprintf(EL_32X, "%csh2 r8 [%08x] %02x @%06x",
1044 id ? 's' : 'm', a, d, sh2_pc(id));
acd35d4c 1045 return d;
1046}
1047
bcf65fd6 1048static u32 sh2_read8_da(u32 a, int id)
acd35d4c 1049{
bcf65fd6 1050 return Pico32xMem->data_array[id][(a & 0xfff) ^ 1];
1051}
acd35d4c 1052
bcf65fd6 1053// read16
1054static u32 sh2_read16_unmapped(u32 a, int id)
1055{
1056 elprintf(EL_UIO, "%csh2 unmapped r16 [%08x] %04x @%06x",
1057 id ? 's' : 'm', a, 0, sh2_pc(id));
1058 return 0;
1059}
b78efee2 1060
bcf65fd6 1061static u32 sh2_read16_cs0(u32 a, int id)
1062{
1063 u32 d = 0;
97d3f47f 1064
bcf65fd6 1065 if ((a & 0x3ff00) == 0x4000) {
b78efee2 1066 d = p32x_sh2reg_read16(a, id);
1b3f5844 1067 if (!(EL_LOGMASK & EL_PWM) && (a & 0x30) == 0x30) // hide PWM
1068 return d;
db1d3564 1069 goto out;
acd35d4c 1070 }
1071
bcf65fd6 1072 if ((a & 0x3ff00) == 0x4100) {
acd35d4c 1073 d = p32x_vdp_read16(a);
f4c0720c 1074 if (p32x_poll_detect(&sh2_poll[id], a, ash2_cycles_done(&sh2s[id]), 1))
1075 ash2_end_run(&sh2s[id], 8);
db1d3564 1076 goto out;
acd35d4c 1077 }
1078
bcf65fd6 1079 if (id == 0 && a < sizeof(Pico32xMem->sh2_rom_m))
1080 return *(u16 *)(Pico32xMem->sh2_rom_m + a);
1081 if (id == 1 && a < sizeof(Pico32xMem->sh2_rom_s))
1082 return *(u16 *)(Pico32xMem->sh2_rom_s + a);
1083
1f1ff763 1084 if ((a & 0x3fe00) == 0x4200) {
acd35d4c 1085 d = Pico32xMem->pal[(a & 0x1ff) / 2];
1086 goto out;
1087 }
1088
bcf65fd6 1089 return sh2_read16_unmapped(a, id);
acd35d4c 1090
1091out:
b78efee2 1092 elprintf(EL_32X, "%csh2 r16 [%08x] %04x @%06x",
1093 id ? 's' : 'm', a, d, sh2_pc(id));
acd35d4c 1094 return d;
1095}
1096
bcf65fd6 1097static u32 sh2_read16_da(u32 a, int id)
acd35d4c 1098{
bcf65fd6 1099 return ((u16 *)Pico32xMem->data_array[id])[(a & 0xfff) / 2];
acd35d4c 1100}
1101
e05b81fc 1102static int REGPARM(3) sh2_write_ignore(u32 a, u32 d, int id)
4b315c21 1103{
e05b81fc 1104 return 0;
4b315c21 1105}
1106
bcf65fd6 1107// write8
e05b81fc 1108static int REGPARM(3) sh2_write8_unmapped(u32 a, u32 d, int id)
acd35d4c 1109{
bcf65fd6 1110 elprintf(EL_UIO, "%csh2 unmapped w8 [%08x] %02x @%06x",
1111 id ? 's' : 'm', a, d & 0xff, sh2_pc(id));
e05b81fc 1112 return 0;
bcf65fd6 1113}
266c6afa 1114
e05b81fc 1115static int REGPARM(3) sh2_write8_cs0(u32 a, u32 d, int id)
bcf65fd6 1116{
1117 elprintf(EL_32X, "%csh2 w8 [%08x] %02x @%06x",
1118 id ? 's' : 'm', a, d & 0xff, sh2_pc(id));
b78efee2 1119
bcf65fd6 1120 if ((a & 0x3ff00) == 0x4100) {
acd35d4c 1121 p32x_vdp_write8(a, d);
e05b81fc 1122 return 0;
acd35d4c 1123 }
1124
bcf65fd6 1125 if ((a & 0x3ff00) == 0x4000) {
b78efee2 1126 p32x_sh2reg_write8(a, d, id);
e05b81fc 1127 return 1;
acd35d4c 1128 }
1129
e05b81fc 1130 return sh2_write8_unmapped(a, d, id);
bcf65fd6 1131}
1132
e51e5983 1133/* quirk: in both normal and overwrite areas only nonzero values go through */
bcf65fd6 1134#define sh2_write8_dramN(n) \
e51e5983 1135 if ((d & 0xff) != 0) { \
bcf65fd6 1136 u8 *dram = (u8 *)Pico32xMem->dram[n]; \
1137 dram[(a & 0x1ffff) ^ 1] = d; \
e05b81fc 1138 } \
1139 return 0;
87accdf7 1140
e05b81fc 1141static int REGPARM(3) sh2_write8_dram0(u32 a, u32 d, int id)
bcf65fd6 1142{
1143 sh2_write8_dramN(0);
acd35d4c 1144}
1145
e05b81fc 1146static int REGPARM(3) sh2_write8_dram1(u32 a, u32 d, int id)
acd35d4c 1147{
bcf65fd6 1148 sh2_write8_dramN(1);
1149}
87accdf7 1150
e05b81fc 1151static int REGPARM(3) sh2_write8_sdram(u32 a, u32 d, int id)
f4bb5d6b 1152{
1153 u32 a1 = a & 0x3ffff;
1154#ifdef DRC_SH2
1155 int t = Pico32xMem->drcblk_ram[a1 >> SH2_DRCBLK_RAM_SHIFT];
1156 if (t)
1157 sh2_drc_wcheck_ram(a, t, id);
1158#endif
1159 Pico32xMem->sdram[a1 ^ 1] = d;
e05b81fc 1160 return 0;
f4bb5d6b 1161}
1162
e05b81fc 1163static int REGPARM(3) sh2_write8_da(u32 a, u32 d, int id)
bcf65fd6 1164{
f4bb5d6b 1165 u32 a1 = a & 0xfff;
1166#ifdef DRC_SH2
1167 int t = Pico32xMem->drcblk_da[id][a1 >> SH2_DRCBLK_DA_SHIFT];
1168 if (t)
1169 sh2_drc_wcheck_da(a, t, id);
1170#endif
1171 Pico32xMem->data_array[id][a1 ^ 1] = d;
e05b81fc 1172 return 0;
bcf65fd6 1173}
acd35d4c 1174
bcf65fd6 1175// write16
e05b81fc 1176static int REGPARM(3) sh2_write16_unmapped(u32 a, u32 d, int id)
bcf65fd6 1177{
1178 elprintf(EL_UIO, "%csh2 unmapped w16 [%08x] %04x @%06x",
1179 id ? 's' : 'm', a, d & 0xffff, sh2_pc(id));
e05b81fc 1180 return 0;
bcf65fd6 1181}
b78efee2 1182
e05b81fc 1183static int REGPARM(3) sh2_write16_cs0(u32 a, u32 d, int id)
bcf65fd6 1184{
1185 if (((EL_LOGMASK & EL_PWM) || (a & 0x30) != 0x30)) // hide PWM
1186 elprintf(EL_32X, "%csh2 w16 [%08x] %04x @%06x",
1187 id ? 's' : 'm', a, d & 0xffff, sh2_pc(id));
266c6afa 1188
bcf65fd6 1189 if ((a & 0x3ff00) == 0x4100) {
be20816c 1190 sh2_poll[id].cnt = 0; // for poll before VDP accesses
a8fd6e37 1191 p32x_vdp_write16(a, d, sh2s[id].m68krcycles_done);
e05b81fc 1192 return 0;
acd35d4c 1193 }
1194
bcf65fd6 1195 if ((a & 0x3fe00) == 0x4200) {
acd35d4c 1196 Pico32xMem->pal[(a & 0x1ff) / 2] = d;
1197 Pico32x.dirty_pal = 1;
e05b81fc 1198 return 0;
acd35d4c 1199 }
1200
bcf65fd6 1201 if ((a & 0x3ff00) == 0x4000) {
b78efee2 1202 p32x_sh2reg_write16(a, d, id);
e05b81fc 1203 return 1;
acd35d4c 1204 }
1205
e05b81fc 1206 return sh2_write16_unmapped(a, d, id);
bcf65fd6 1207}
1208
1209#define sh2_write16_dramN(n) \
1210 u16 *pd = &Pico32xMem->dram[n][(a & 0x1ffff) / 2]; \
1211 if (!(a & 0x20000)) { \
1212 *pd = d; \
e05b81fc 1213 return 0; \
bcf65fd6 1214 } \
1215 /* overwrite */ \
1216 if (!(d & 0xff00)) d |= *pd & 0xff00; \
1217 if (!(d & 0x00ff)) d |= *pd & 0x00ff; \
e05b81fc 1218 *pd = d; \
1219 return 0
bcf65fd6 1220
e05b81fc 1221static int REGPARM(3) sh2_write16_dram0(u32 a, u32 d, int id)
bcf65fd6 1222{
1223 sh2_write16_dramN(0);
1224}
1225
e05b81fc 1226static int REGPARM(3) sh2_write16_dram1(u32 a, u32 d, int id)
bcf65fd6 1227{
1228 sh2_write16_dramN(1);
1229}
1230
e05b81fc 1231static int REGPARM(3) sh2_write16_sdram(u32 a, u32 d, int id)
f4bb5d6b 1232{
1233 u32 a1 = a & 0x3ffff;
1234#ifdef DRC_SH2
1235 int t = Pico32xMem->drcblk_ram[a1 >> SH2_DRCBLK_RAM_SHIFT];
1236 if (t)
1237 sh2_drc_wcheck_ram(a, t, id);
1238#endif
1239 ((u16 *)Pico32xMem->sdram)[a1 / 2] = d;
e05b81fc 1240 return 0;
f4bb5d6b 1241}
1242
e05b81fc 1243static int REGPARM(3) sh2_write16_da(u32 a, u32 d, int id)
bcf65fd6 1244{
f4bb5d6b 1245 u32 a1 = a & 0xfff;
1246#ifdef DRC_SH2
1247 int t = Pico32xMem->drcblk_da[id][a1 >> SH2_DRCBLK_DA_SHIFT];
1248 if (t)
1249 sh2_drc_wcheck_da(a, t, id);
1250#endif
1251 ((u16 *)Pico32xMem->data_array[id])[a1 / 2] = d;
e05b81fc 1252 return 0;
bcf65fd6 1253}
1254
1255
e05b81fc 1256typedef u32 (sh2_read_handler)(u32 a, int id);
1257typedef int REGPARM(3) (sh2_write_handler)(u32 a, u32 d, int id);
bcf65fd6 1258
e05b81fc 1259#define SH2MAP_ADDR2OFFS_R(a) \
1260 ((((a) >> 25) & 3) | (((a) >> 27) & 0x1c))
1261
1262#define SH2MAP_ADDR2OFFS_W(a) \
1263 ((u32)(a) >> SH2_WRITE_SHIFT)
bcf65fd6 1264
80599a42 1265u32 REGPARM(2) p32x_sh2_read8(u32 a, SH2 *sh2)
bcf65fd6 1266{
1267 const sh2_memmap *sh2_map = sh2->read8_map;
1268 uptr p;
1269
e05b81fc 1270 sh2_map += SH2MAP_ADDR2OFFS_R(a);
bcf65fd6 1271 p = sh2_map->addr;
b8a1c09a 1272 if (map_flag_set(p))
bcf65fd6 1273 return ((sh2_read_handler *)(p << 1))(a, sh2->is_slave);
1274 else
1275 return *(u8 *)((p << 1) + ((a & sh2_map->mask) ^ 1));
1276}
1277
80599a42 1278u32 REGPARM(2) p32x_sh2_read16(u32 a, SH2 *sh2)
bcf65fd6 1279{
1280 const sh2_memmap *sh2_map = sh2->read16_map;
1281 uptr p;
1282
e05b81fc 1283 sh2_map += SH2MAP_ADDR2OFFS_R(a);
bcf65fd6 1284 p = sh2_map->addr;
b8a1c09a 1285 if (map_flag_set(p))
bcf65fd6 1286 return ((sh2_read_handler *)(p << 1))(a, sh2->is_slave);
1287 else
1288 return *(u16 *)((p << 1) + ((a & sh2_map->mask) & ~1));
1289}
1290
80599a42 1291u32 REGPARM(2) p32x_sh2_read32(u32 a, SH2 *sh2)
bcf65fd6 1292{
1293 const sh2_memmap *sh2_map = sh2->read16_map;
1294 sh2_read_handler *handler;
1295 u32 offs;
1296 uptr p;
1297
e05b81fc 1298 offs = SH2MAP_ADDR2OFFS_R(a);
bcf65fd6 1299 sh2_map += offs;
1300 p = sh2_map->addr;
b8a1c09a 1301 if (!map_flag_set(p)) {
bcf65fd6 1302 // XXX: maybe 32bit access instead with ror?
1303 u16 *pd = (u16 *)((p << 1) + ((a & sh2_map->mask) & ~1));
1304 return (pd[0] << 16) | pd[1];
1d7a28a7 1305 }
1306
bcf65fd6 1307 if (offs == 0x1f)
1308 return sh2_peripheral_read32(a, sh2->is_slave);
1309
1310 handler = (sh2_read_handler *)(p << 1);
1311 return (handler(a, sh2->is_slave) << 16) | handler(a + 2, sh2->is_slave);
1312}
1313
e05b81fc 1314// return nonzero if write potentially causes an interrupt (used by drc)
1315int REGPARM(3) p32x_sh2_write8(u32 a, u32 d, SH2 *sh2)
bcf65fd6 1316{
f4bb5d6b 1317 const void **sh2_wmap = sh2->write8_tab;
1318 sh2_write_handler *wh;
bcf65fd6 1319
e05b81fc 1320 wh = sh2_wmap[SH2MAP_ADDR2OFFS_W(a)];
1321 return wh(a, d, sh2->is_slave);
bcf65fd6 1322}
1323
e05b81fc 1324int REGPARM(3) p32x_sh2_write16(u32 a, u32 d, SH2 *sh2)
bcf65fd6 1325{
f4bb5d6b 1326 const void **sh2_wmap = sh2->write16_tab;
1327 sh2_write_handler *wh;
bcf65fd6 1328
e05b81fc 1329 wh = sh2_wmap[SH2MAP_ADDR2OFFS_W(a)];
1330 return wh(a, d, sh2->is_slave);
acd35d4c 1331}
1332
e05b81fc 1333int REGPARM(3) p32x_sh2_write32(u32 a, u32 d, SH2 *sh2)
acd35d4c 1334{
f4bb5d6b 1335 const void **sh2_wmap = sh2->write16_tab;
bcf65fd6 1336 sh2_write_handler *handler;
1337 u32 offs;
bcf65fd6 1338
e05b81fc 1339 offs = SH2MAP_ADDR2OFFS_W(a);
bcf65fd6 1340
e05b81fc 1341 if (offs == SH2MAP_ADDR2OFFS_W(0xffffc000)) {
bcf65fd6 1342 sh2_peripheral_write32(a, d, sh2->is_slave);
e05b81fc 1343 return 0;
4ea707e1 1344 }
1345
f4bb5d6b 1346 handler = sh2_wmap[offs];
bcf65fd6 1347 handler(a, d >> 16, sh2->is_slave);
1348 handler(a + 2, d, sh2->is_slave);
e05b81fc 1349 return 0;
acd35d4c 1350}
1351
bcf65fd6 1352// -----------------------------------------------------------------
1353
83ff19ec 1354static const u16 msh2_code[] = {
1355 // trap instructions
1356 0xaffe, // bra <self>
1357 0x0009, // nop
1358 // have to wait a bit until m68k initial program finishes clearing stuff
1359 // to avoid races with game SH2 code, like in Tempo
1360 0xd004, // mov.l @(_m_ok,pc), r0
1361 0xd105, // mov.l @(_cnt,pc), r1
1362 0xd205, // mov.l @(_start,pc), r2
1363 0x71ff, // add #-1, r1
1364 0x4115, // cmp/pl r1
1365 0x89fc, // bt -2
1366 0xc208, // mov.l r0, @(h'20,gbr)
1367 0x6822, // mov.l @r2, r8
1368 0x482b, // jmp @r8
1369 0x0009, // nop
1370 ('M'<<8)|'_', ('O'<<8)|'K',
1371 0x0001, 0x0000,
1372 0x2200, 0x03e0 // master start pointer in ROM
1373};
1374
1375static const u16 ssh2_code[] = {
1376 0xaffe, // bra <self>
1377 0x0009, // nop
1378 // code to wait for master, in case authentic master BIOS is used
1379 0xd104, // mov.l @(_m_ok,pc), r1
1380 0xd206, // mov.l @(_start,pc), r2
1381 0xc608, // mov.l @(h'20,gbr), r0
1382 0x3100, // cmp/eq r0, r1
1383 0x8bfc, // bf #-2
1384 0xd003, // mov.l @(_s_ok,pc), r0
1385 0xc209, // mov.l r0, @(h'24,gbr)
1386 0x6822, // mov.l @r2, r8
1387 0x482b, // jmp @r8
1388 0x0009, // nop
1389 ('M'<<8)|'_', ('O'<<8)|'K',
1390 ('S'<<8)|'_', ('O'<<8)|'K',
1391 0x2200, 0x03e4 // slave start pointer in ROM
1392};
1393
be2c4208 1394#define HWSWAP(x) (((x) << 16) | ((x) >> 16))
83ff19ec 1395static void get_bios(void)
be2c4208 1396{
83ff19ec 1397 u16 *ps;
1398 u32 *pl;
be2c4208 1399 int i;
1400
83ff19ec 1401 // M68K ROM
1402 if (p32x_bios_g != NULL) {
1403 elprintf(EL_STATUS|EL_32X, "32x: using supplied 68k BIOS");
b4db550e 1404 Byteswap(Pico32xMem->m68k_rom, p32x_bios_g, sizeof(Pico32xMem->m68k_rom));
be2c4208 1405 }
83ff19ec 1406 else {
1407 // generate 68k ROM
1408 ps = (u16 *)Pico32xMem->m68k_rom;
1409 pl = (u32 *)ps;
1410 for (i = 1; i < 0xc0/4; i++)
1411 pl[i] = HWSWAP(0x880200 + (i - 1) * 6);
be2c4208 1412
83ff19ec 1413 // fill with nops
1414 for (i = 0xc0/2; i < 0x100/2; i++)
1415 ps[i] = 0x4e71;
be2c4208 1416
5e49c3a8 1417#if 0
83ff19ec 1418 ps[0xc0/2] = 0x46fc;
1419 ps[0xc2/2] = 0x2700; // move #0x2700,sr
1420 ps[0xfe/2] = 0x60fe; // jump to self
5e49c3a8 1421#else
83ff19ec 1422 ps[0xfe/2] = 0x4e75; // rts
5e49c3a8 1423#endif
83ff19ec 1424 }
1425 // fill remaining m68k_rom page with game ROM
b4db550e 1426 memcpy(Pico32xMem->m68k_rom_bank + sizeof(Pico32xMem->m68k_rom),
1427 Pico.rom + sizeof(Pico32xMem->m68k_rom),
1428 sizeof(Pico32xMem->m68k_rom_bank) - sizeof(Pico32xMem->m68k_rom));
be2c4208 1429
83ff19ec 1430 // MSH2
1431 if (p32x_bios_m != NULL) {
1432 elprintf(EL_STATUS|EL_32X, "32x: using supplied master SH2 BIOS");
1433 Byteswap(Pico32xMem->sh2_rom_m, p32x_bios_m, sizeof(Pico32xMem->sh2_rom_m));
acd35d4c 1434 }
83ff19ec 1435 else {
1436 pl = (u32 *)Pico32xMem->sh2_rom_m;
1437
1438 // fill exception vector table to our trap address
1439 for (i = 0; i < 128; i++)
1440 pl[i] = HWSWAP(0x200);
1441
1442 // startup code
1443 memcpy(Pico32xMem->sh2_rom_m + 0x200, msh2_code, sizeof(msh2_code));
1444
1445 // reset SP
1446 pl[1] = pl[3] = HWSWAP(0x6040000);
1447 // start
1448 pl[0] = pl[2] = HWSWAP(0x204);
1449 }
1450
1451 // SSH2
1452 if (p32x_bios_s != NULL) {
1453 elprintf(EL_STATUS|EL_32X, "32x: using supplied slave SH2 BIOS");
1454 Byteswap(Pico32xMem->sh2_rom_s, p32x_bios_s, sizeof(Pico32xMem->sh2_rom_s));
1455 }
1456 else {
1457 pl = (u32 *)Pico32xMem->sh2_rom_s;
1458
1459 // fill exception vector table to our trap address
1460 for (i = 0; i < 128; i++)
1461 pl[i] = HWSWAP(0x200);
1462
1463 // startup code
1464 memcpy(Pico32xMem->sh2_rom_s + 0x200, ssh2_code, sizeof(ssh2_code));
1465
1466 // reset SP
1467 pl[1] = pl[3] = HWSWAP(0x603f800);
1468 // start
1469 pl[0] = pl[2] = HWSWAP(0x204);
1470 }
1471}
1472
bcf65fd6 1473#define MAP_MEMORY(m) ((uptr)(m) >> 1)
b8a1c09a 1474#define MAP_HANDLER(h) ( ((uptr)(h) >> 1) | ((uptr)1 << (sizeof(uptr) * 8 - 1)) )
bcf65fd6 1475
1476static sh2_memmap sh2_read8_map[0x20], sh2_read16_map[0x20];
f4bb5d6b 1477// for writes we are using handlers only
e05b81fc 1478static sh2_write_handler *sh2_write8_map[0x80], *sh2_write16_map[0x80];
bcf65fd6 1479
1480void Pico32xSwapDRAM(int b)
1481{
1482 cpu68k_map_set(m68k_read8_map, 0x840000, 0x85ffff, Pico32xMem->dram[b], 0);
1483 cpu68k_map_set(m68k_read16_map, 0x840000, 0x85ffff, Pico32xMem->dram[b], 0);
1484 cpu68k_map_set(m68k_write8_map, 0x840000, 0x85ffff, Pico32xMem->dram[b], 0);
1485 cpu68k_map_set(m68k_write16_map, 0x840000, 0x85ffff, Pico32xMem->dram[b], 0);
1486
1487 // SH2
1488 sh2_read8_map[2].addr = sh2_read8_map[6].addr =
1489 sh2_read16_map[2].addr = sh2_read16_map[6].addr = MAP_MEMORY(Pico32xMem->dram[b]);
1490
e05b81fc 1491 sh2_write8_map[0x04/2] = sh2_write8_map[0x24/2] = b ? sh2_write8_dram1 : sh2_write8_dram0;
1492 sh2_write16_map[0x04/2] = sh2_write16_map[0x24/2] = b ? sh2_write16_dram1 : sh2_write16_dram0;
bcf65fd6 1493}
1494
83ff19ec 1495void PicoMemSetup32x(void)
1496{
1497 unsigned int rs;
bcf65fd6 1498 int i;
83ff19ec 1499
e743be20 1500 Pico32xMem = plat_mmap(0x06000000, sizeof(*Pico32xMem), 0, 0);
83ff19ec 1501 if (Pico32xMem == NULL) {
1502 elprintf(EL_STATUS, "OOM");
1503 return;
1504 }
1505
1506 dmac0 = (void *)&Pico32xMem->sh2_peri_regs[0][0x180 / 4];
1507
1508 get_bios();
acd35d4c 1509
be2c4208 1510 // cartridge area becomes unmapped
1511 // XXX: we take the easy way and don't unmap ROM,
1512 // so that we can avoid handling the RV bit.
1513 // m68k_map_unmap(0x000000, 0x3fffff);
1514
1515 // MD ROM area
b4db550e 1516 rs = sizeof(Pico32xMem->m68k_rom_bank);
1517 cpu68k_map_set(m68k_read8_map, 0x000000, rs - 1, Pico32xMem->m68k_rom_bank, 0);
1518 cpu68k_map_set(m68k_read16_map, 0x000000, rs - 1, Pico32xMem->m68k_rom_bank, 0);
974fdb5b 1519 cpu68k_map_set(m68k_write8_map, 0x000000, rs - 1, PicoWrite8_hint, 1); // TODO verify
1520 cpu68k_map_set(m68k_write16_map, 0x000000, rs - 1, PicoWrite16_hint, 1);
1521
be2c4208 1522 // 32X ROM (unbanked, XXX: consider mirroring?)
5e49c3a8 1523 rs = (Pico.romsize + M68K_BANK_MASK) & ~M68K_BANK_MASK;
1524 if (rs > 0x80000)
1525 rs = 0x80000;
1526 cpu68k_map_set(m68k_read8_map, 0x880000, 0x880000 + rs - 1, Pico.rom, 0);
1527 cpu68k_map_set(m68k_read16_map, 0x880000, 0x880000 + rs - 1, Pico.rom, 0);
602c28ca 1528#ifdef EMU_F68K
1529 // setup FAME fetchmap
be26eb23 1530 PicoCpuFM68k.Fetch[0] = (unsigned long)Pico32xMem->m68k_rom;
602c28ca 1531 for (rs = 0x88; rs < 0x90; rs++)
be26eb23 1532 PicoCpuFM68k.Fetch[rs] = (unsigned long)Pico.rom - 0x880000;
602c28ca 1533#endif
be2c4208 1534
1535 // 32X ROM (banked)
5e49c3a8 1536 bank_switch(0);
b78efee2 1537
83ff19ec 1538 // SYS regs
1539 cpu68k_map_set(m68k_read8_map, 0xa10000, 0xa1ffff, PicoRead8_32x_on, 1);
1540 cpu68k_map_set(m68k_read16_map, 0xa10000, 0xa1ffff, PicoRead16_32x_on, 1);
1541 cpu68k_map_set(m68k_write8_map, 0xa10000, 0xa1ffff, PicoWrite8_32x_on, 1);
1542 cpu68k_map_set(m68k_write16_map, 0xa10000, 0xa1ffff, PicoWrite16_32x_on, 1);
1543
bcf65fd6 1544 // SH2 maps: A31,A30,A29,CS1,CS0
1545 // all unmapped by default
e05b81fc 1546 for (i = 0; i < ARRAY_SIZE(sh2_read8_map); i++) {
bcf65fd6 1547 sh2_read8_map[i].addr = MAP_HANDLER(sh2_read8_unmapped);
1548 sh2_read16_map[i].addr = MAP_HANDLER(sh2_read16_unmapped);
e05b81fc 1549 }
1550
1551 for (i = 0; i < ARRAY_SIZE(sh2_write8_map); i++) {
f4bb5d6b 1552 sh2_write8_map[i] = sh2_write8_unmapped;
1553 sh2_write16_map[i] = sh2_write16_unmapped;
bcf65fd6 1554 }
1555
4b315c21 1556 // "purge area"
e05b81fc 1557 for (i = 0x40; i <= 0x5f; i++) {
1558 sh2_write8_map[i >> 1] =
1559 sh2_write16_map[i >> 1] = sh2_write_ignore;
4b315c21 1560 }
1561
bcf65fd6 1562 // CS0
1563 sh2_read8_map[0].addr = sh2_read8_map[4].addr = MAP_HANDLER(sh2_read8_cs0);
1564 sh2_read16_map[0].addr = sh2_read16_map[4].addr = MAP_HANDLER(sh2_read16_cs0);
e05b81fc 1565 sh2_write8_map[0x00/2] = sh2_write8_map[0x20/2] = sh2_write8_cs0;
1566 sh2_write16_map[0x00/2] = sh2_write16_map[0x20/2] = sh2_write16_cs0;
bcf65fd6 1567 // CS1 - ROM
1568 sh2_read8_map[1].addr = sh2_read8_map[5].addr =
1569 sh2_read16_map[1].addr = sh2_read16_map[5].addr = MAP_MEMORY(Pico.rom);
1570 sh2_read8_map[1].mask = sh2_read8_map[5].mask =
1571 sh2_read16_map[1].mask = sh2_read16_map[5].mask = 0x3fffff; // FIXME
1572 // CS2 - DRAM - done by Pico32xSwapDRAM()
1573 sh2_read8_map[2].mask = sh2_read8_map[6].mask =
1574 sh2_read16_map[2].mask = sh2_read16_map[6].mask = 0x01ffff;
1575 // CS3 - SDRAM
1576 sh2_read8_map[3].addr = sh2_read8_map[7].addr =
f4bb5d6b 1577 sh2_read16_map[3].addr = sh2_read16_map[7].addr = MAP_MEMORY(Pico32xMem->sdram);
e05b81fc 1578 sh2_write8_map[0x06/2] = sh2_write8_map[0x26/2] = sh2_write8_sdram;
1579 sh2_write16_map[0x06/2] = sh2_write16_map[0x26/2] = sh2_write16_sdram;
bcf65fd6 1580 sh2_read8_map[3].mask = sh2_read8_map[7].mask =
f4bb5d6b 1581 sh2_read16_map[3].mask = sh2_read16_map[7].mask = 0x03ffff;
bcf65fd6 1582 // SH2 data array
1583 sh2_read8_map[0x18].addr = MAP_HANDLER(sh2_read8_da);
1584 sh2_read16_map[0x18].addr = MAP_HANDLER(sh2_read16_da);
e05b81fc 1585 sh2_write8_map[0xc0/2] = sh2_write8_da;
1586 sh2_write16_map[0xc0/2] = sh2_write16_da;
bcf65fd6 1587 // SH2 IO
1588 sh2_read8_map[0x1f].addr = MAP_HANDLER(sh2_peripheral_read8);
1589 sh2_read16_map[0x1f].addr = MAP_HANDLER(sh2_peripheral_read16);
e05b81fc 1590 sh2_write8_map[0xff/2] = sh2_peripheral_write8;
1591 sh2_write16_map[0xff/2] = sh2_peripheral_write16;
bcf65fd6 1592
1593 // map DRAM area, both 68k and SH2
1594 Pico32xSwapDRAM(1);
1595
1596 msh2.read8_map = ssh2.read8_map = sh2_read8_map;
1597 msh2.read16_map = ssh2.read16_map = sh2_read16_map;
23686515 1598 msh2.write8_tab = ssh2.write8_tab = (const void **)(void *)sh2_write8_map;
1599 msh2.write16_tab = ssh2.write16_tab = (const void **)(void *)sh2_write16_map;
bcf65fd6 1600
b78efee2 1601 // setup poll detector
1602 m68k_poll.flag = P32XF_68KPOLL;
be20816c 1603 m68k_poll.cyc_max = 64;
b78efee2 1604 sh2_poll[0].flag = P32XF_MSH2POLL;
1d7a28a7 1605 sh2_poll[0].cyc_max = 21;
b78efee2 1606 sh2_poll[1].flag = P32XF_SSH2POLL;
be20816c 1607 sh2_poll[1].cyc_max = 16;
23686515 1608
1609#ifdef DRC_SH2
1610 sh2_drc_mem_setup(&msh2);
1611 sh2_drc_mem_setup(&ssh2);
1612#endif
be2c4208 1613}
1614
b4db550e 1615void Pico32xStateLoaded(void)
1616{
6a98f03e 1617 sh2s[0].m68krcycles_done = sh2s[1].m68krcycles_done = SekCycleCntT;
1618 p32x_poll_event(3, 0);
1619
b4db550e 1620 bank_switch(Pico32x.regs[4 / 2]);
1621 Pico32xSwapDRAM((Pico32x.vdp_regs[0x0a / 2] & P32XV_FS) ^ P32XV_FS);
b4db550e 1622 Pico32x.dirty_pal = 1;
1623 memset(Pico32xMem->pwm, 0, sizeof(Pico32xMem->pwm));
a8fd6e37 1624 p32x_timers_recalc();
b4db550e 1625#ifdef DRC_SH2
1626 sh2_drc_flush_all();
1627#endif
1628}
1629
ed4402a7 1630// vim:shiftwidth=2:ts=2:expandtab
fast MegaDrive/MegaCD/32X emulator