eff55556 |
1 | // Pico Library - Internal Header File\r |
cc68a136 |
2 | \r |
3 | // (c) Copyright 2004 Dave, All rights reserved.\r |
4936aac1 |
4 | // (c) Copyright 2006-2008 Grazvydas "notaz" Ignotas, all rights reserved.\r |
cc68a136 |
5 | // Free for non-commercial use.\r |
6 | \r |
7 | // For commercial use, separate licencing terms must be obtained.\r |
8 | \r |
eff55556 |
9 | #ifndef PICO_INTERNAL_INCLUDED\r |
10 | #define PICO_INTERNAL_INCLUDED\r |
cc68a136 |
11 | \r |
12 | #include <stdio.h>\r |
13 | #include <stdlib.h>\r |
14 | #include <string.h>\r |
efcba75f |
15 | #include "pico.h"\r |
f53f286a |
16 | #include "carthw/carthw.h"\r |
cc68a136 |
17 | \r |
89fa852d |
18 | //\r |
19 | #define USE_POLL_DETECT\r |
20 | \r |
eff55556 |
21 | #ifndef PICO_INTERNAL\r |
22 | #define PICO_INTERNAL\r |
23 | #endif\r |
24 | #ifndef PICO_INTERNAL_ASM\r |
25 | #define PICO_INTERNAL_ASM\r |
26 | #endif\r |
cc68a136 |
27 | \r |
70357ce5 |
28 | // to select core, define EMU_C68K, EMU_M68K or EMU_F68K in your makefile or project\r |
cc68a136 |
29 | \r |
30 | #ifdef __cplusplus\r |
31 | extern "C" {\r |
32 | #endif\r |
33 | \r |
34 | \r |
35 | // ----------------------- 68000 CPU -----------------------\r |
36 | #ifdef EMU_C68K\r |
37 | #include "../cpu/Cyclone/Cyclone.h"\r |
3aa1e148 |
38 | extern struct Cyclone PicoCpuCM68k, PicoCpuCS68k;\r |
39 | #define SekCyclesLeftNoMCD PicoCpuCM68k.cycles // cycles left for this run\r |
7336a99a |
40 | #define SekCyclesLeft \\r |
602133e1 |
41 | (((PicoAHW&1) && (PicoOpt & POPT_EN_MCD_PSYNC)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)\r |
7a1f6e45 |
42 | #define SekCyclesLeftS68k \\r |
602133e1 |
43 | ((PicoOpt & POPT_EN_MCD_PSYNC) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuCS68k.cycles)\r |
ef090115 |
44 | #define SekEndTimeslice(after) PicoCpuCM68k.cycles=after\r |
07ceafdb |
45 | #define SekEndTimesliceS68k(after) PicoCpuCS68k.cycles=after\r |
3aa1e148 |
46 | #define SekPc (PicoCpuCM68k.pc-PicoCpuCM68k.membase)\r |
47 | #define SekPcS68k (PicoCpuCS68k.pc-PicoCpuCS68k.membase)\r |
48 | #define SekSetStop(x) { PicoCpuCM68k.state_flags&=~1; if (x) { PicoCpuCM68k.state_flags|=1; PicoCpuCM68k.cycles=0; } }\r |
49 | #define SekSetStopS68k(x) { PicoCpuCS68k.state_flags&=~1; if (x) { PicoCpuCS68k.state_flags|=1; PicoCpuCS68k.cycles=0; } }\r |
ca61ee42 |
50 | #define SekIsStoppedS68k() (PicoCpuCS68k.state_flags&1)\r |
03e4f2a3 |
51 | #define SekShouldInterrupt (PicoCpuCM68k.irq > (PicoCpuCM68k.srh&7))\r |
b542be46 |
52 | \r |
53 | #define SekInterrupt(i) PicoCpuCM68k.irq=i\r |
54 | \r |
03e4f2a3 |
55 | #ifdef EMU_M68K\r |
56 | #define EMU_CORE_DEBUG\r |
57 | #endif\r |
cc68a136 |
58 | #endif\r |
59 | \r |
70357ce5 |
60 | #ifdef EMU_F68K\r |
61 | #include "../cpu/fame/fame.h"\r |
b542be46 |
62 | extern M68K_CONTEXT PicoCpuFM68k, PicoCpuFS68k;\r |
3aa1e148 |
63 | #define SekCyclesLeftNoMCD PicoCpuFM68k.io_cycle_counter\r |
70357ce5 |
64 | #define SekCyclesLeft \\r |
602133e1 |
65 | (((PicoAHW&1) && (PicoOpt & POPT_EN_MCD_PSYNC)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)\r |
70357ce5 |
66 | #define SekCyclesLeftS68k \\r |
602133e1 |
67 | ((PicoOpt & POPT_EN_MCD_PSYNC) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuFS68k.io_cycle_counter)\r |
ef090115 |
68 | #define SekEndTimeslice(after) PicoCpuFM68k.io_cycle_counter=after\r |
07ceafdb |
69 | #define SekEndTimesliceS68k(after) PicoCpuFS68k.io_cycle_counter=after\r |
03e4f2a3 |
70 | #define SekPc fm68k_get_pc(&PicoCpuFM68k)\r |
71 | #define SekPcS68k fm68k_get_pc(&PicoCpuFS68k)\r |
70357ce5 |
72 | #define SekSetStop(x) { \\r |
03e4f2a3 |
73 | PicoCpuFM68k.execinfo &= ~FM68K_HALTED; \\r |
74 | if (x) { PicoCpuFM68k.execinfo |= FM68K_HALTED; PicoCpuFM68k.io_cycle_counter = 0; } \\r |
70357ce5 |
75 | }\r |
76 | #define SekSetStopS68k(x) { \\r |
03e4f2a3 |
77 | PicoCpuFS68k.execinfo &= ~FM68K_HALTED; \\r |
78 | if (x) { PicoCpuFS68k.execinfo |= FM68K_HALTED; PicoCpuFS68k.io_cycle_counter = 0; } \\r |
70357ce5 |
79 | }\r |
ca61ee42 |
80 | #define SekIsStoppedS68k() (PicoCpuFS68k.execinfo&FM68K_HALTED)\r |
03e4f2a3 |
81 | #define SekShouldInterrupt fm68k_would_interrupt()\r |
b542be46 |
82 | \r |
83 | #define SekInterrupt(irq) PicoCpuFM68k.interrupts[0]=irq\r |
84 | \r |
03e4f2a3 |
85 | #ifdef EMU_M68K\r |
86 | #define EMU_CORE_DEBUG\r |
87 | #endif\r |
cc68a136 |
88 | #endif\r |
89 | \r |
90 | #ifdef EMU_M68K\r |
91 | #include "../cpu/musashi/m68kcpu.h"\r |
3aa1e148 |
92 | extern m68ki_cpu_core PicoCpuMM68k, PicoCpuMS68k;\r |
cc68a136 |
93 | #ifndef SekCyclesLeft\r |
3aa1e148 |
94 | #define SekCyclesLeftNoMCD PicoCpuMM68k.cyc_remaining_cycles\r |
7336a99a |
95 | #define SekCyclesLeft \\r |
602133e1 |
96 | (((PicoAHW&1) && (PicoOpt & POPT_EN_MCD_PSYNC)) ? (SekCycleAim-SekCycleCnt) : SekCyclesLeftNoMCD)\r |
7a1f6e45 |
97 | #define SekCyclesLeftS68k \\r |
602133e1 |
98 | ((PicoOpt & POPT_EN_MCD_PSYNC) ? (SekCycleAimS68k-SekCycleCntS68k) : PicoCpuMS68k.cyc_remaining_cycles)\r |
ef090115 |
99 | #define SekEndTimeslice(after) SET_CYCLES(after)\r |
07ceafdb |
100 | #define SekEndTimesliceS68k(after) PicoCpuMS68k.cyc_remaining_cycles=after\r |
3aa1e148 |
101 | #define SekPc m68k_get_reg(&PicoCpuMM68k, M68K_REG_PC)\r |
102 | #define SekPcS68k m68k_get_reg(&PicoCpuMS68k, M68K_REG_PC)\r |
7a1f6e45 |
103 | #define SekSetStop(x) { \\r |
3aa1e148 |
104 | if(x) { SET_CYCLES(0); PicoCpuMM68k.stopped=STOP_LEVEL_STOP; } \\r |
105 | else PicoCpuMM68k.stopped=0; \\r |
7a1f6e45 |
106 | }\r |
107 | #define SekSetStopS68k(x) { \\r |
3aa1e148 |
108 | if(x) { SET_CYCLES(0); PicoCpuMS68k.stopped=STOP_LEVEL_STOP; } \\r |
109 | else PicoCpuMS68k.stopped=0; \\r |
7a1f6e45 |
110 | }\r |
ca61ee42 |
111 | #define SekIsStoppedS68k() (PicoCpuMS68k.stopped==STOP_LEVEL_STOP)\r |
03e4f2a3 |
112 | #define SekShouldInterrupt (CPU_INT_LEVEL > FLAG_INT_MASK)\r |
b542be46 |
113 | \r |
71de3cd9 |
114 | #define SekInterrupt(irq) { \\r |
b542be46 |
115 | void *oldcontext = m68ki_cpu_p; \\r |
116 | m68k_set_context(&PicoCpuMM68k); \\r |
117 | m68k_set_irq(irq); \\r |
118 | m68k_set_context(oldcontext); \\r |
119 | }\r |
120 | \r |
cc68a136 |
121 | #endif\r |
ef090115 |
122 | #endif // EMU_M68K\r |
cc68a136 |
123 | \r |
124 | extern int SekCycleCnt; // cycles done in this frame\r |
125 | extern int SekCycleAim; // cycle aim\r |
126 | extern unsigned int SekCycleCntT; // total cycle counter, updated once per frame\r |
127 | \r |
b8cbd802 |
128 | #define SekCyclesReset() { \\r |
129 | SekCycleCntT+=SekCycleAim; \\r |
130 | SekCycleCnt-=SekCycleAim; \\r |
131 | SekCycleAim=0; \\r |
132 | }\r |
cc68a136 |
133 | #define SekCyclesBurn(c) SekCycleCnt+=c\r |
4b9c5888 |
134 | #define SekCyclesDone() (SekCycleAim-SekCyclesLeft) // number of cycles done in this frame (can be checked anywhere)\r |
cc68a136 |
135 | #define SekCyclesDoneT() (SekCycleCntT+SekCyclesDone()) // total nuber of cycles done for this rom\r |
136 | \r |
137 | #define SekEndRun(after) { \\r |
ef090115 |
138 | SekCycleCnt -= SekCyclesLeft - (after); \\r |
139 | if (SekCycleCnt < 0) SekCycleCnt = 0; \\r |
140 | SekEndTimeslice(after); \\r |
cc68a136 |
141 | }\r |
142 | \r |
07ceafdb |
143 | #define SekEndRunS68k(after) { \\r |
144 | SekCycleCntS68k -= SekCyclesLeftS68k - (after); \\r |
145 | if (SekCycleCntS68k < 0) SekCycleCntS68k = 0; \\r |
146 | SekEndTimesliceS68k(after); \\r |
147 | }\r |
148 | \r |
cc68a136 |
149 | extern int SekCycleCntS68k;\r |
150 | extern int SekCycleAimS68k;\r |
151 | \r |
bf5fbbb4 |
152 | #define SekCyclesResetS68k() { \\r |
153 | SekCycleCntS68k-=SekCycleAimS68k; \\r |
154 | SekCycleAimS68k=0; \\r |
155 | }\r |
7a1f6e45 |
156 | #define SekCyclesDoneS68k() (SekCycleAimS68k-SekCyclesLeftS68k)\r |
cc68a136 |
157 | \r |
03e4f2a3 |
158 | #ifdef EMU_CORE_DEBUG\r |
99464b62 |
159 | extern int dbg_irq_level;\r |
ef090115 |
160 | #undef SekEndTimeslice\r |
2d0b15bb |
161 | #undef SekCyclesBurn\r |
162 | #undef SekEndRun\r |
99464b62 |
163 | #undef SekInterrupt\r |
ef090115 |
164 | #define SekEndTimeslice(c)\r |
2270612a |
165 | #define SekCyclesBurn(c) c\r |
2d0b15bb |
166 | #define SekEndRun(c)\r |
99464b62 |
167 | #define SekInterrupt(irq) dbg_irq_level=irq\r |
2d0b15bb |
168 | #endif\r |
cc68a136 |
169 | \r |
b542be46 |
170 | // ----------------------- Z80 CPU -----------------------\r |
171 | \r |
172 | #if defined(_USE_MZ80)\r |
dca310c4 |
173 | #include "../cpu/mz80/mz80.h"\r |
b542be46 |
174 | \r |
4b9c5888 |
175 | #define z80_run(cycles) { mz80GetElapsedTicks(1); mz80_run(cycles) }\r |
b542be46 |
176 | #define z80_run_nr(cycles) mz80_run(cycles)\r |
177 | #define z80_int() mz80int(0)\r |
b542be46 |
178 | \r |
179 | #elif defined(_USE_DRZ80)\r |
dca310c4 |
180 | #include "../cpu/DrZ80/drz80.h"\r |
b542be46 |
181 | \r |
182 | extern struct DrZ80 drZ80;\r |
183 | \r |
184 | #define z80_run(cycles) ((cycles) - DrZ80Run(&drZ80, cycles))\r |
185 | #define z80_run_nr(cycles) DrZ80Run(&drZ80, cycles)\r |
4936aac1 |
186 | #define z80_int() drZ80.Z80_IRQ = 1\r |
4b9c5888 |
187 | \r |
188 | #define z80_cyclesLeft drZ80.cycles\r |
19954be1 |
189 | #define z80_pc() (drZ80.Z80PC - drZ80.Z80PC_BASE)\r |
b542be46 |
190 | \r |
191 | #elif defined(_USE_CZ80)\r |
dca310c4 |
192 | #include "../cpu/cz80/cz80.h"\r |
b542be46 |
193 | \r |
194 | #define z80_run(cycles) Cz80_Exec(&CZ80, cycles)\r |
195 | #define z80_run_nr(cycles) Cz80_Exec(&CZ80, cycles)\r |
196 | #define z80_int() Cz80_Set_IRQ(&CZ80, 0, HOLD_LINE)\r |
4b9c5888 |
197 | \r |
198 | #define z80_cyclesLeft (CZ80.ICount - CZ80.ExtraCycles)\r |
19954be1 |
199 | #define z80_pc() Cz80_Get_Reg(&CZ80, CZ80_PC)\r |
b542be46 |
200 | \r |
201 | #else\r |
202 | \r |
203 | #define z80_run(cycles) (cycles)\r |
204 | #define z80_run_nr(cycles)\r |
205 | #define z80_int()\r |
b542be46 |
206 | \r |
207 | #endif\r |
208 | \r |
4b9c5888 |
209 | extern int z80stopCycle; /* in 68k cycles */\r |
210 | extern int z80_cycle_cnt; /* 'done' z80 cycles before z80_run() */\r |
211 | extern int z80_cycle_aim;\r |
212 | extern int z80_scanline;\r |
213 | extern int z80_scanline_cycles; /* cycles done until z80_scanline */\r |
214 | \r |
215 | #define z80_resetCycles() \\r |
216 | z80_cycle_cnt = z80_cycle_aim = z80_scanline = z80_scanline_cycles = 0;\r |
217 | \r |
218 | #define z80_cyclesDone() \\r |
219 | (z80_cycle_aim - z80_cyclesLeft)\r |
220 | \r |
221 | #define cycles_68k_to_z80(x) ((x)*957 >> 11)\r |
222 | \r |
c8d1e9b6 |
223 | #define Z80_MEM_SHIFT 13\r |
224 | extern unsigned long z80_read_map [0x10000 >> Z80_MEM_SHIFT];\r |
225 | extern unsigned long z80_write_map[0x10000 >> Z80_MEM_SHIFT];\r |
226 | typedef unsigned char (z80_read_f)(unsigned short a);\r |
227 | typedef void (z80_write_f)(unsigned int a, unsigned char data);\r |
228 | \r |
cc68a136 |
229 | // ---------------------------------------------------------\r |
230 | \r |
231 | // main oscillator clock which controls timing\r |
232 | #define OSC_NTSC 53693100\r |
b8cbd802 |
233 | #define OSC_PAL 53203424\r |
cc68a136 |
234 | \r |
235 | struct PicoVideo\r |
236 | {\r |
237 | unsigned char reg[0x20];\r |
b8cbd802 |
238 | unsigned int command; // 32-bit Command\r |
239 | unsigned char pending; // 1 if waiting for second half of 32-bit command\r |
240 | unsigned char type; // Command type (v/c/vsram read/write)\r |
241 | unsigned short addr; // Read/Write address\r |
242 | int status; // Status bits\r |
cc68a136 |
243 | unsigned char pending_ints; // pending interrupts: ??VH????\r |
b8cbd802 |
244 | signed char lwrite_cnt; // VDP write count during active display line\r |
9761a7d0 |
245 | unsigned short v_counter; // V-counter\r |
246 | unsigned char pad[0x10];\r |
cc68a136 |
247 | };\r |
248 | \r |
249 | struct PicoMisc\r |
250 | {\r |
251 | unsigned char rotate;\r |
252 | unsigned char z80Run;\r |
e5503e2f |
253 | unsigned char padTHPhase[2]; // 02 phase of gamepad TH switches\r |
2aa27095 |
254 | unsigned short scanline; // 04 0 to 261||311\r |
e5503e2f |
255 | char dirtyPal; // 06 Is the palette dirty (1 - change @ this frame, 2 - some time before)\r |
256 | unsigned char hardware; // 07 Hardware value for country\r |
257 | unsigned char pal; // 08 1=PAL 0=NTSC\r |
258 | unsigned char sram_reg; // SRAM mode register. bit0: allow read? bit1: deny write? bit2: EEPROM? bit4: detected? (header or by access)\r |
259 | unsigned short z80_bank68k; // 0a\r |
cc68a136 |
260 | unsigned short z80_lastaddr; // this is for Z80 faking\r |
261 | unsigned char z80_fakeval;\r |
bd613473 |
262 | unsigned char z80_reset; // z80 reset held\r |
e5503e2f |
263 | unsigned char padDelay[2]; // 10 gamepad phase time outs, so we count a delay\r |
1dceadae |
264 | unsigned short eeprom_addr; // EEPROM address register\r |
265 | unsigned char eeprom_cycle; // EEPROM SRAM cycle number\r |
266 | unsigned char eeprom_slave; // EEPROM slave word for X24C02 and better SRAMs\r |
721cd396 |
267 | unsigned char prot_bytes[2]; // simple protection faking\r |
053fd9b4 |
268 | unsigned short dma_xfers; // 18\r |
312e9ce1 |
269 | unsigned char pad[2];\r |
053fd9b4 |
270 | unsigned int frame_count; // 1c for movies and idle det\r |
cc68a136 |
271 | };\r |
272 | \r |
273 | // some assembly stuff depend on these, do not touch!\r |
274 | struct Pico\r |
275 | {\r |
276 | unsigned char ram[0x10000]; // 0x00000 scratch ram\r |
200772b7 |
277 | union { // vram is byteswapped for easier reads when drawing\r |
2ec9bec5 |
278 | unsigned short vram[0x8000]; // 0x10000\r |
279 | unsigned char vramb[0x4000]; // VRAM in SMS mode\r |
280 | };\r |
cc68a136 |
281 | unsigned char zram[0x2000]; // 0x20000 Z80 ram\r |
282 | unsigned char ioports[0x10];\r |
2ec9bec5 |
283 | unsigned char sms_io_ctl;\r |
284 | unsigned char pad[0xef]; // unused\r |
cc68a136 |
285 | unsigned short cram[0x40]; // 0x22100\r |
286 | unsigned short vsram[0x40]; // 0x22180\r |
287 | \r |
288 | unsigned char *rom; // 0x22200\r |
289 | unsigned int romsize; // 0x22204\r |
290 | \r |
291 | struct PicoMisc m;\r |
292 | struct PicoVideo video;\r |
293 | };\r |
294 | \r |
295 | // sram\r |
296 | struct PicoSRAM\r |
297 | {\r |
4ff2d527 |
298 | unsigned char *data; // actual data\r |
299 | unsigned int start; // start address in 68k address space\r |
cc68a136 |
300 | unsigned int end;\r |
1dceadae |
301 | unsigned char unused1; // 0c: unused\r |
302 | unsigned char unused2;\r |
cc68a136 |
303 | unsigned char changed;\r |
1dceadae |
304 | unsigned char eeprom_type; // eeprom type: 0: 7bit (24C01), 2: device with 2 addr words (X24C02+), 3: dev with 3 addr words\r |
305 | unsigned char eeprom_abits; // eeprom access must be odd addr for: bit0 ~ cl, bit1 ~ out\r |
306 | unsigned char eeprom_bit_cl; // bit number for cl\r |
307 | unsigned char eeprom_bit_in; // bit number for in\r |
308 | unsigned char eeprom_bit_out; // bit number for out\r |
cc68a136 |
309 | };\r |
310 | \r |
311 | // MCD\r |
312 | #include "cd/cd_sys.h"\r |
313 | #include "cd/LC89510.h"\r |
d1df8786 |
314 | #include "cd/gfx_cd.h"\r |
cc68a136 |
315 | \r |
4f265db7 |
316 | struct mcd_pcm\r |
317 | {\r |
318 | unsigned char control; // reg7\r |
319 | unsigned char enabled; // reg8\r |
320 | unsigned char cur_ch;\r |
321 | unsigned char bank;\r |
322 | int pad1;\r |
323 | \r |
4ff2d527 |
324 | struct pcm_chan // 08, size 0x10\r |
4f265db7 |
325 | {\r |
326 | unsigned char regs[8];\r |
4ff2d527 |
327 | unsigned int addr; // .08: played sample address\r |
4f265db7 |
328 | int pad;\r |
329 | } ch[8];\r |
330 | };\r |
331 | \r |
c459aefd |
332 | struct mcd_misc\r |
333 | {\r |
334 | unsigned short hint_vector;\r |
335 | unsigned char busreq;\r |
51a902ae |
336 | unsigned char s68k_pend_ints;\r |
ef090115 |
337 | unsigned int state_flags; // 04: emu state: reset_pending\r |
51a902ae |
338 | unsigned int counter75hz;\r |
c9e1affc |
339 | unsigned int pad0;\r |
4ff2d527 |
340 | int timer_int3; // 10\r |
4f265db7 |
341 | unsigned int timer_stopwatch;\r |
6cadc2da |
342 | unsigned char bcram_reg; // 18: battery-backed RAM cart register\r |
343 | unsigned char pad2;\r |
344 | unsigned short pad3;\r |
345 | int pad[9];\r |
c459aefd |
346 | };\r |
347 | \r |
cc68a136 |
348 | typedef struct\r |
349 | {\r |
4ff2d527 |
350 | unsigned char bios[0x20000]; // 000000: 128K\r |
351 | union { // 020000: 512K\r |
fa1e5e29 |
352 | unsigned char prg_ram[0x80000];\r |
cc68a136 |
353 | unsigned char prg_ram_b[4][0x20000];\r |
354 | };\r |
4ff2d527 |
355 | union { // 0a0000: 256K\r |
fa1e5e29 |
356 | struct {\r |
357 | unsigned char word_ram2M[0x40000];\r |
dca310c4 |
358 | unsigned char unused0[0x20000];\r |
fa1e5e29 |
359 | };\r |
360 | struct {\r |
dca310c4 |
361 | unsigned char unused1[0x20000];\r |
fa1e5e29 |
362 | unsigned char word_ram1M[2][0x20000];\r |
363 | };\r |
364 | };\r |
4ff2d527 |
365 | union { // 100000: 64K\r |
fa1e5e29 |
366 | unsigned char pcm_ram[0x10000];\r |
4f265db7 |
367 | unsigned char pcm_ram_b[0x10][0x1000];\r |
368 | };\r |
4ff2d527 |
369 | unsigned char s68k_regs[0x200]; // 110000: GA, not CPU regs\r |
370 | unsigned char bram[0x2000]; // 110200: 8K\r |
371 | struct mcd_misc m; // 112200: misc\r |
372 | struct mcd_pcm pcm; // 112240:\r |
75736070 |
373 | _scd_toc TOC; // not to be saved\r |
cc68a136 |
374 | CDD cdd;\r |
375 | CDC cdc;\r |
376 | _scd scd;\r |
d1df8786 |
377 | Rot_Comp rot_comp;\r |
cc68a136 |
378 | } mcd_state;\r |
379 | \r |
380 | #define Pico_mcd ((mcd_state *)Pico.rom)\r |
381 | \r |
d49b10c2 |
382 | \r |
c8d1e9b6 |
383 | // area.c\r |
2aa27095 |
384 | PICO_INTERNAL void PicoAreaPackCpu(unsigned char *cpu, int is_sub);\r |
385 | PICO_INTERNAL void PicoAreaUnpackCpu(unsigned char *cpu, int is_sub);\r |
fad24893 |
386 | extern void (*PicoLoadStateHook)(void);\r |
51a902ae |
387 | \r |
c8d1e9b6 |
388 | // cd/area.c\r |
eff55556 |
389 | PICO_INTERNAL int PicoCdSaveState(void *file);\r |
390 | PICO_INTERNAL int PicoCdLoadState(void *file);\r |
cc68a136 |
391 | \r |
945c2fdc |
392 | typedef struct {\r |
393 | int chunk;\r |
394 | int size;\r |
395 | void *ptr;\r |
396 | } carthw_state_chunk;\r |
397 | extern carthw_state_chunk *carthw_chunks;\r |
398 | #define CHUNK_CARTHW 64\r |
399 | \r |
bcc9eda0 |
400 | // area.c\r |
401 | typedef size_t (arearw)(void *p, size_t _size, size_t _n, void *file);\r |
402 | typedef size_t (areaeof)(void *file);\r |
403 | typedef int (areaseek)(void *file, long offset, int whence);\r |
404 | typedef int (areaclose)(void *file);\r |
405 | extern arearw *areaRead; // external read and write function pointers for\r |
406 | extern arearw *areaWrite; // gzip save state ability\r |
407 | extern areaeof *areaEof;\r |
408 | extern areaseek *areaSeek;\r |
409 | extern areaclose *areaClose;\r |
410 | \r |
c8d1e9b6 |
411 | // cart.c\r |
e807ac75 |
412 | extern void (*PicoCartUnloadHook)(void);\r |
1dceadae |
413 | \r |
c8d1e9b6 |
414 | // debug.c\r |
b5e5172d |
415 | int CM_compareRun(int cyc, int is_sub);\r |
03e4f2a3 |
416 | \r |
c8d1e9b6 |
417 | // draw.c\r |
eff55556 |
418 | PICO_INTERNAL void PicoFrameStart(void);\r |
b6d7ac70 |
419 | void PicoDrawSync(int to, int blank_last_line);\r |
200772b7 |
420 | void BackFill(int reg7, int sh);\r |
19954be1 |
421 | void FinalizeLineRGB555(int sh);\r |
b6d7ac70 |
422 | extern int DrawScanline;\r |
f579f7b8 |
423 | #define MAX_LINE_SPRITES 29\r |
424 | extern unsigned char HighLnSpr[240][3 + MAX_LINE_SPRITES];\r |
cc68a136 |
425 | \r |
c8d1e9b6 |
426 | // draw2.c\r |
eff55556 |
427 | PICO_INTERNAL void PicoFrameFull();\r |
cc68a136 |
428 | \r |
200772b7 |
429 | // mode4.c\r |
430 | void PicoFrameStartMode4(void);\r |
431 | void PicoLineMode4(int line);\r |
432 | void PicoDoHighPal555M4(void);\r |
87b0845f |
433 | void PicoDrawSetColorFormatMode4(int which);\r |
200772b7 |
434 | \r |
c8d1e9b6 |
435 | // memory.c\r |
2aa27095 |
436 | PICO_INTERNAL void PicoInitPc(unsigned int pc);\r |
406c96c5 |
437 | PICO_INTERNAL unsigned int PicoCheckPc(unsigned int pc);\r |
8ab3e3c1 |
438 | PICO_INTERNAL_ASM unsigned int PicoRead32(unsigned int a);\r |
eff55556 |
439 | PICO_INTERNAL void PicoMemSetup(void);\r |
440 | PICO_INTERNAL_ASM void PicoMemReset(void);\r |
f8ef8ff7 |
441 | PICO_INTERNAL void PicoMemResetHooks(void);\r |
e5503e2f |
442 | PICO_INTERNAL int PadRead(int i);\r |
4b9c5888 |
443 | PICO_INTERNAL int ym2612_write_local(unsigned int a, unsigned int d, int is_from_z80);\r |
d8f51995 |
444 | void z80_mem_setup(void);\r |
f53f286a |
445 | extern unsigned int (*PicoRead16Hook)(unsigned int a, int realsize);\r |
f8ef8ff7 |
446 | extern void (*PicoWrite8Hook) (unsigned int a,unsigned int d,int realsize);\r |
447 | extern void (*PicoWrite16Hook)(unsigned int a,unsigned int d,int realsize);\r |
cc68a136 |
448 | \r |
c8d1e9b6 |
449 | // cd/memory.c\r |
eff55556 |
450 | PICO_INTERNAL void PicoMemSetupCD(void);\r |
451 | PICO_INTERNAL_ASM void PicoMemResetCD(int r3);\r |
452 | PICO_INTERNAL_ASM void PicoMemResetCDdecode(int r3);\r |
cc68a136 |
453 | \r |
c8d1e9b6 |
454 | // pico/memory.c\r |
9037e45d |
455 | PICO_INTERNAL void PicoMemSetupPico(void);\r |
43e6eaad |
456 | PICO_INTERNAL unsigned int ym2612_read_local_68k(void);\r |
9037e45d |
457 | \r |
c8d1e9b6 |
458 | // pico.c\r |
cc68a136 |
459 | extern struct Pico Pico;\r |
460 | extern struct PicoSRAM SRam;\r |
5f9a0d16 |
461 | extern int PicoPadInt[2];\r |
cc68a136 |
462 | extern int emustatus;\r |
f8ef8ff7 |
463 | extern void (*PicoResetHook)(void);\r |
b0677887 |
464 | extern void (*PicoLineHook)(void);\r |
1e6b5e39 |
465 | PICO_INTERNAL int CheckDMA(void);\r |
466 | PICO_INTERNAL void PicoDetectRegion(void);\r |
4b9c5888 |
467 | PICO_INTERNAL void PicoSyncZ80(int m68k_cycles_done);\r |
cc68a136 |
468 | \r |
c8d1e9b6 |
469 | // cd/pico.c\r |
2aa27095 |
470 | PICO_INTERNAL void PicoInitMCD(void);\r |
e5f426aa |
471 | PICO_INTERNAL void PicoExitMCD(void);\r |
1cb1584b |
472 | PICO_INTERNAL void PicoPowerMCD(void);\r |
2aa27095 |
473 | PICO_INTERNAL int PicoResetMCD(void);\r |
474 | PICO_INTERNAL void PicoFrameMCD(void);\r |
cc68a136 |
475 | \r |
c8d1e9b6 |
476 | // pico/pico.c\r |
2aa27095 |
477 | PICO_INTERNAL void PicoInitPico(void);\r |
ed367a3f |
478 | PICO_INTERNAL void PicoReratePico(void);\r |
9037e45d |
479 | \r |
c8d1e9b6 |
480 | // pico/xpcm.c\r |
ef4eb506 |
481 | PICO_INTERNAL void PicoPicoPCMUpdate(short *buffer, int length, int stereo);\r |
482 | PICO_INTERNAL void PicoPicoPCMReset(void);\r |
213c16ad |
483 | PICO_INTERNAL void PicoPicoPCMRerate(int xpcm_rate);\r |
ef4eb506 |
484 | \r |
c8d1e9b6 |
485 | // sek.c\r |
2aa27095 |
486 | PICO_INTERNAL void SekInit(void);\r |
487 | PICO_INTERNAL int SekReset(void);\r |
3aa1e148 |
488 | PICO_INTERNAL void SekState(int *data);\r |
eff55556 |
489 | PICO_INTERNAL void SekSetRealTAS(int use_real);\r |
5f9a0d16 |
490 | void SekStepM68k(void);\r |
053fd9b4 |
491 | void SekInitIdleDet(void);\r |
492 | void SekFinishIdleDet(void);\r |
cc68a136 |
493 | \r |
c8d1e9b6 |
494 | // cd/sek.c\r |
2aa27095 |
495 | PICO_INTERNAL void SekInitS68k(void);\r |
496 | PICO_INTERNAL int SekResetS68k(void);\r |
497 | PICO_INTERNAL int SekInterruptS68k(int irq);\r |
cc68a136 |
498 | \r |
7a93adeb |
499 | // sound/sound.c\r |
c9e1affc |
500 | PICO_INTERNAL void cdda_start_play();\r |
501 | extern short cdda_out_buffer[2*1152];\r |
7a93adeb |
502 | extern int PsndLen_exc_cnt;\r |
503 | extern int PsndLen_exc_add;\r |
48dc74f2 |
504 | extern int timer_a_next_oflow, timer_a_step; // in z80 cycles\r |
505 | extern int timer_b_next_oflow, timer_b_step;\r |
43e6eaad |
506 | \r |
507 | void ym2612_sync_timers(int z80_cycles, int mode_old, int mode_new);\r |
d2721b08 |
508 | void ym2612_pack_state(void);\r |
453d2a6e |
509 | void ym2612_unpack_state(void);\r |
4b9c5888 |
510 | \r |
e53704e6 |
511 | #define TIMER_NO_OFLOW 0x70000000\r |
45a1ef71 |
512 | // tA = 72 * (1024 - NA) / M\r |
513 | #define TIMER_A_TICK_ZCYCLES 17203\r |
514 | // tB = 1152 * (256 - NA) / M\r |
515 | #define TIMER_B_TICK_ZCYCLES 262800 // 275251 broken, see Dai Makaimura\r |
e53704e6 |
516 | \r |
4b9c5888 |
517 | #define timers_cycle() \\r |
e53704e6 |
518 | if (timer_a_next_oflow > 0 && timer_a_next_oflow < TIMER_NO_OFLOW) \\r |
43e6eaad |
519 | timer_a_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \\r |
e53704e6 |
520 | if (timer_b_next_oflow > 0 && timer_b_next_oflow < TIMER_NO_OFLOW) \\r |
43e6eaad |
521 | timer_b_next_oflow -= Pico.m.pal ? 70938*256 : 59659*256; \\r |
522 | ym2612_sync_timers(0, ym2612.OPN.ST.mode, ym2612.OPN.ST.mode);\r |
4b9c5888 |
523 | \r |
524 | #define timers_reset() \\r |
e53704e6 |
525 | timer_a_next_oflow = timer_b_next_oflow = TIMER_NO_OFLOW; \\r |
48dc74f2 |
526 | timer_a_step = TIMER_A_TICK_ZCYCLES * 1024; \\r |
527 | timer_b_step = TIMER_B_TICK_ZCYCLES * 256;\r |
43e6eaad |
528 | \r |
7a93adeb |
529 | \r |
c8d1e9b6 |
530 | // videoport.c\r |
eff55556 |
531 | PICO_INTERNAL_ASM void PicoVideoWrite(unsigned int a,unsigned short d);\r |
532 | PICO_INTERNAL_ASM unsigned int PicoVideoRead(unsigned int a);\r |
9761a7d0 |
533 | PICO_INTERNAL_ASM unsigned int PicoVideoRead8(unsigned int a);\r |
5de27868 |
534 | extern int (*PicoDmaHook)(unsigned int source, int len, unsigned short **srcp, unsigned short **limitp);\r |
cc68a136 |
535 | \r |
c8d1e9b6 |
536 | // misc.c\r |
eff55556 |
537 | PICO_INTERNAL void SRAMWriteEEPROM(unsigned int d);\r |
538 | PICO_INTERNAL void SRAMUpdPending(unsigned int a, unsigned int d);\r |
539 | PICO_INTERNAL_ASM unsigned int SRAMReadEEPROM(void);\r |
540 | PICO_INTERNAL_ASM void memcpy16(unsigned short *dest, unsigned short *src, int count);\r |
541 | PICO_INTERNAL_ASM void memcpy16bswap(unsigned short *dest, void *src, int count);\r |
542 | PICO_INTERNAL_ASM void memcpy32(int *dest, int *src, int count); // 32bit word count\r |
543 | PICO_INTERNAL_ASM void memset32(int *dest, int c, int count);\r |
cc68a136 |
544 | \r |
c8d1e9b6 |
545 | // z80 functionality wrappers\r |
546 | PICO_INTERNAL void z80_init(void);\r |
547 | PICO_INTERNAL void z80_pack(unsigned char *data);\r |
548 | PICO_INTERNAL void z80_unpack(unsigned char *data);\r |
549 | PICO_INTERNAL void z80_reset(void);\r |
550 | PICO_INTERNAL void z80_exit(void);\r |
551 | void z80_map_set(unsigned long *map, int start_addr,\r |
552 | int end_addr, void *func_or_mh, int is_func);\r |
553 | \r |
554 | // cd/misc.c\r |
eff55556 |
555 | PICO_INTERNAL_ASM void wram_2M_to_1M(unsigned char *m);\r |
556 | PICO_INTERNAL_ASM void wram_1M_to_2M(unsigned char *m);\r |
557 | \r |
558 | // cd/buffering.c\r |
559 | PICO_INTERNAL void PicoCDBufferRead(void *dest, int lba);\r |
560 | \r |
561 | // sound/sound.c\r |
9d917eea |
562 | PICO_INTERNAL void PsndReset(void);\r |
4b9c5888 |
563 | PICO_INTERNAL void PsndDoDAC(int line_to);\r |
9d917eea |
564 | PICO_INTERNAL void PsndClear(void);\r |
7b3f44c6 |
565 | PICO_INTERNAL void PsndGetSamples(int y);\r |
2ec9bec5 |
566 | PICO_INTERNAL void PsndGetSamplesMS(void);\r |
4b9c5888 |
567 | extern int PsndDacLine;\r |
cc68a136 |
568 | \r |
3e49ffd0 |
569 | // sms.c\r |
570 | void PicoPowerMS(void);\r |
2ec9bec5 |
571 | void PicoResetMS(void);\r |
3e49ffd0 |
572 | void PicoMemSetupMS(void);\r |
573 | void PicoFrameMS(void);\r |
87b0845f |
574 | void PicoFrameDrawOnlyMS(void);\r |
3e49ffd0 |
575 | \r |
b8cbd802 |
576 | // emulation event logging\r |
577 | #ifndef EL_LOGMASK\r |
578 | #define EL_LOGMASK 0\r |
579 | #endif\r |
580 | \r |
017512f2 |
581 | #define EL_HVCNT 0x00000001 /* hv counter reads */\r |
582 | #define EL_SR 0x00000002 /* SR reads */\r |
583 | #define EL_INTS 0x00000004 /* ints and acks */\r |
43e6eaad |
584 | #define EL_YMTIMER 0x00000008 /* ym2612 timer stuff */\r |
017512f2 |
585 | #define EL_INTSW 0x00000010 /* log irq switching on/off */\r |
586 | #define EL_ASVDP 0x00000020 /* VDP accesses during active scan */\r |
587 | #define EL_VDPDMA 0x00000040 /* VDP DMA transfers and their timing */\r |
588 | #define EL_BUSREQ 0x00000080 /* z80 busreq r/w or reset w */\r |
589 | #define EL_Z80BNK 0x00000100 /* z80 i/o through bank area */\r |
590 | #define EL_SRAMIO 0x00000200 /* sram i/o */\r |
591 | #define EL_EEPROM 0x00000400 /* eeprom debug */\r |
592 | #define EL_UIO 0x00000800 /* unmapped i/o */\r |
593 | #define EL_IO 0x00001000 /* all i/o */\r |
594 | #define EL_CDPOLL 0x00002000 /* MCD: log poll detection */\r |
595 | #define EL_SVP 0x00004000 /* SVP stuff */\r |
fa22af4c |
596 | #define EL_PICOHW 0x00008000 /* Pico stuff */\r |
053fd9b4 |
597 | #define EL_IDLE 0x00010000 /* idle loop det. */\r |
017512f2 |
598 | \r |
599 | #define EL_STATUS 0x40000000 /* status messages */\r |
600 | #define EL_ANOMALY 0x80000000 /* some unexpected conditions (during emulation) */\r |
b8cbd802 |
601 | \r |
602 | #if EL_LOGMASK\r |
7d0143a2 |
603 | extern void lprintf(const char *fmt, ...);\r |
b8cbd802 |
604 | #define elprintf(w,f,...) \\r |
605 | { \\r |
606 | if ((w) & EL_LOGMASK) \\r |
7d0143a2 |
607 | lprintf("%05i:%03i: " f "\n",Pico.m.frame_count,Pico.m.scanline,##__VA_ARGS__); \\r |
b8cbd802 |
608 | }\r |
dca310c4 |
609 | #elif defined(_MSC_VER)\r |
610 | #define elprintf\r |
b8cbd802 |
611 | #else\r |
612 | #define elprintf(w,f,...)\r |
613 | #endif\r |
614 | \r |
dca310c4 |
615 | #ifdef _MSC_VER\r |
616 | #define cdprintf\r |
617 | #else\r |
618 | #define cdprintf(x...)\r |
619 | #endif\r |
620 | \r |
3e49ffd0 |
621 | #if defined(__GNUC__) && __GNUC__ >= 4 && __GNUC_MINOR__ >= 3\r |
c8d1e9b6 |
622 | #define MEMH_FUNC __attribute__((aligned(4)))\r |
623 | #else\r |
624 | #define MEMH_FUNC\r |
625 | #endif\r |
626 | \r |
f8af9634 |
627 | #ifdef __cplusplus\r |
628 | } // End of extern "C"\r |
629 | #endif\r |
630 | \r |
eff55556 |
631 | #endif // PICO_INTERNAL_INCLUDED\r |
632 | \r |