notaz.gp2x.de / pcsx_rearmed.git / blame
? search:
summary | shortlog | log | commit | commitdiff | tree
blob | blame (incremental) | history | HEAD
drc: some cleanup
[pcsx_rearmed.git] / libpcsxcore / new_dynarec / new_dynarec.c
CommitLineData
57871462 1/* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *
2 * Mupen64plus - new_dynarec.c *
20d507ba 3 * Copyright (C) 2009-2011 Ari64 *
57871462 4 * *
5 * This program is free software; you can redistribute it and/or modify *
6 * it under the terms of the GNU General Public License as published by *
7 * the Free Software Foundation; either version 2 of the License, or *
8 * (at your option) any later version. *
9 * *
10 * This program is distributed in the hope that it will be useful, *
11 * but WITHOUT ANY WARRANTY; without even the implied warranty of *
12 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the *
13 * GNU General Public License for more details. *
14 * *
15 * You should have received a copy of the GNU General Public License *
16 * along with this program; if not, write to the *
17 * Free Software Foundation, Inc., *
18 * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA. *
19 * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * */
20
21#include <stdlib.h>
22#include <stdint.h> //include for uint64_t
23#include <assert.h>
d848b60a 24#include <errno.h>
4600ba03 25#include <sys/mman.h>
d148d265 26#ifdef __MACH__
27#include <libkern/OSCacheControl.h>
28#endif
1e212a25 29#ifdef _3DS
30#include <3ds_utils.h>
31#endif
3039c914 32#ifdef HAVE_LIBNX
33#include <switch.h>
34static Jit g_jit;
35#endif
57871462 36
d148d265 37#include "new_dynarec_config.h"
3968e69e 38#include "../psxhle.h"
39#include "../psxinterpreter.h"
81dbbf4c 40#include "../gte.h"
41#include "emu_if.h" // emulator interface
a5cd72d0 42#include "linkage_offsets.h"
43#include "compiler_features.h"
cdc2da64 44#include "arm_features.h"
57871462 45
b14b6a8f 46#ifndef ARRAY_SIZE
47#define ARRAY_SIZE(x) (sizeof(x) / sizeof(x[0]))
48#endif
e3c6bdb5 49#ifndef min
50#define min(a, b) ((b) < (a) ? (b) : (a))
51#endif
32631e6a 52#ifndef max
53#define max(a, b) ((b) > (a) ? (b) : (a))
54#endif
b14b6a8f 55
4600ba03 56//#define DISASM
32631e6a 57//#define ASSEM_PRINT
a5cd72d0 58//#define REGMAP_PRINT // with DISASM only
9b495f6e 59//#define INV_DEBUG_W
ece032e6 60//#define STAT_PRINT
32631e6a 61
62#ifdef ASSEM_PRINT
63#define assem_debug printf
64#else
4600ba03 65#define assem_debug(...)
32631e6a 66#endif
67//#define inv_debug printf
4600ba03 68#define inv_debug(...)
57871462 69
70#ifdef __i386__
71#include "assem_x86.h"
72#endif
73#ifdef __x86_64__
74#include "assem_x64.h"
75#endif
76#ifdef __arm__
77#include "assem_arm.h"
78#endif
be516ebe 79#ifdef __aarch64__
80#include "assem_arm64.h"
81#endif
57871462 82
81dbbf4c 83#define RAM_SIZE 0x200000
57871462 84#define MAXBLOCK 4096
85#define MAX_OUTPUT_BLOCK_SIZE 262144
93c0345b 86#define EXPIRITY_OFFSET (MAX_OUTPUT_BLOCK_SIZE * 2)
87#define PAGE_COUNT 1024
2573466a 88
882a08fc 89#if defined(HAVE_CONDITIONAL_CALL) && !defined(DESTRUCTIVE_SHIFT)
90#define INVALIDATE_USE_COND_CALL
91#endif
92
66ea165f 93#ifdef VITA
94// apparently Vita has a 16MB limit, so either we cut tc in half,
95// or use this hack (it's a hack because tc size was designed to be power-of-2)
96#define TC_REDUCE_BYTES 4096
97#else
98#define TC_REDUCE_BYTES 0
99#endif
100
d9e2b173 101struct ndrc_tramp
102{
103 struct tramp_insns ops[2048 / sizeof(struct tramp_insns)];
104 const void *f[2048 / sizeof(void *)];
105};
106
2a014d73 107struct ndrc_mem
108{
66ea165f 109 u_char translation_cache[(1 << TARGET_SIZE_2) - TC_REDUCE_BYTES];
d9e2b173 110 struct ndrc_tramp tramp;
2a014d73 111};
112
113#ifdef BASE_ADDR_DYNAMIC
114static struct ndrc_mem *ndrc;
115#else
116static struct ndrc_mem ndrc_ __attribute__((aligned(4096)));
117static struct ndrc_mem *ndrc = &ndrc_;
118#endif
d9e2b173 119#ifdef TC_WRITE_OFFSET
3039c914 120# ifdef __GLIBC__
121# include <sys/types.h>
122# include <sys/stat.h>
123# include <fcntl.h>
124# include <unistd.h>
125# endif
126static long ndrc_write_ofs;
d9e2b173 127#define NDRC_WRITE_OFFSET(x) (void *)((char *)(x) + ndrc_write_ofs)
3039c914 128#else
d9e2b173 129#define NDRC_WRITE_OFFSET(x) (x)
3039c914 130#endif
2a014d73 131
b14b6a8f 132// stubs
133enum stub_type {
134 CC_STUB = 1,
a5cd72d0 135 //FP_STUB = 2,
b14b6a8f 136 LOADB_STUB = 3,
137 LOADH_STUB = 4,
138 LOADW_STUB = 5,
a5cd72d0 139 //LOADD_STUB = 6,
b14b6a8f 140 LOADBU_STUB = 7,
141 LOADHU_STUB = 8,
142 STOREB_STUB = 9,
143 STOREH_STUB = 10,
144 STOREW_STUB = 11,
a5cd72d0 145 //STORED_STUB = 12,
b14b6a8f 146 STORELR_STUB = 13,
147 INVCODE_STUB = 14,
a5cd72d0 148 OVERFLOW_STUB = 15,
277718fa 149 ALIGNMENT_STUB = 16,
b14b6a8f 150};
151
6cc8d23c 152// regmap_pre[i] - regs before [i] insn starts; dirty things here that
153// don't match .regmap will be written back
154// [i].regmap_entry - regs that must be set up if someone jumps here
155// [i].regmap - regs [i] insn will read/(over)write
2acc46cd 156// branch_regs[i].* - same as above but for branches, takes delay slot into account
57871462 157struct regstat
158{
6cc8d23c 159 signed char regmap_entry[HOST_REGS];
57871462 160 signed char regmap[HOST_REGS];
57871462 161 uint64_t wasdirty;
162 uint64_t dirty;
163 uint64_t u;
24058131 164 u_int wasconst; // before; for example 'lw r2, (r2)' wasconst is true
a5cd72d0 165 u_int isconst; // ... but isconst is false when r2 is known (hr)
8575a877 166 u_int loadedconst; // host regs that have constants loaded
90f98e7c 167 u_int noevict; // can't evict this hr (alloced by current op)
9b495f6e 168 //u_int waswritten; // MIPS regs that were used as store base before
57871462 169};
170
df4dc2b1 171struct ht_entry
172{
173 u_int vaddr[2];
174 void *tcaddr[2];
175};
176
b14b6a8f 177struct code_stub
178{
179 enum stub_type type;
180 void *addr;
181 void *retaddr;
182 u_int a;
183 uintptr_t b;
184 uintptr_t c;
185 u_int d;
186 u_int e;
187};
188
643aeae3 189struct link_entry
190{
191 void *addr;
192 u_int target;
104df9d3 193 u_int internal;
194};
195
196struct block_info
197{
198 struct block_info *next;
199 const void *source;
200 const void *copy;
201 u_int start; // vaddr of the block start
202 u_int len; // of the whole block source
203 u_int tc_offs;
204 //u_int tc_len;
205 u_int reg_sv_flags;
3280e616 206 u_char is_dirty;
207 u_char inv_near_misses;
104df9d3 208 u_short jump_in_cnt;
209 struct {
210 u_int vaddr;
211 void *addr;
212 } jump_in[0];
643aeae3 213};
214
b7ad2f2c 215struct jump_info
216{
217 int alloc;
218 int count;
219 struct {
220 u_int target_vaddr;
221 void *stub;
222 } e[0];
223};
224
cf95b4f0 225static struct decoded_insn
226{
227 u_char itype;
a5cd72d0 228 u_char opcode; // bits 31-26
229 u_char opcode2; // (depends on opcode)
cf95b4f0 230 u_char rs1;
231 u_char rs2;
232 u_char rt1;
233 u_char rt2;
53dc27f6 234 u_char use_lt1:1;
cf95b4f0 235 u_char bt:1;
cf95b4f0 236 u_char ooo:1;
237 u_char is_ds:1;
fe807a8a 238 u_char is_jump:1;
239 u_char is_ujump:1;
37387d8b 240 u_char is_load:1;
241 u_char is_store:1;
a5cd72d0 242 u_char is_delay_load:1; // is_load + MFC/CFC
243 u_char is_exception:1; // unconditional, also interp. fallback
244 u_char may_except:1; // might generate an exception
cf95b4f0 245} dops[MAXBLOCK];
246
277718fa 247static struct compile_info
248{
249 int imm;
250 u_int ba;
251 int ccadj;
252 signed char min_free_regs;
253 signed char addr;
254 signed char reserved[2];
255} cinfo[MAXBLOCK];
256
398d6924 257 static u_char *out;
6d75addf 258 static char invalid_code[0x100000];
104df9d3 259 static struct ht_entry hash_table[65536];
93c0345b 260 static struct block_info *blocks[PAGE_COUNT];
b7ad2f2c 261 static struct jump_info *jumps[PAGE_COUNT];
e2b5e7aa 262 static u_int start;
263 static u_int *source;
bedfea38 264 static uint64_t gte_rs[MAXBLOCK]; // gte: 32 data and 32 ctl regs
265 static uint64_t gte_rt[MAXBLOCK];
266 static uint64_t gte_unneeded[MAXBLOCK];
ffb0b9e0 267 static u_int smrv[32]; // speculated MIPS register values
268 static u_int smrv_strong; // mask or regs that are likely to have correct values
269 static u_int smrv_weak; // same, but somewhat less likely
270 static u_int smrv_strong_next; // same, but after current insn executes
271 static u_int smrv_weak_next;
e2b5e7aa 272 static uint64_t unneeded_reg[MAXBLOCK];
e2b5e7aa 273 static uint64_t branch_unneeded_reg[MAXBLOCK];
6cc8d23c 274 // see 'struct regstat' for a description
2330734f 275 static signed char regmap_pre[MAXBLOCK][HOST_REGS];
40fca85b 276 // contains 'real' consts at [i] insn, but may differ from what's actually
277 // loaded in host reg as 'final' value is always loaded, see get_final_value()
278 static uint32_t current_constmap[HOST_REGS];
279 static uint32_t constmap[MAXBLOCK][HOST_REGS];
956f3129 280 static struct regstat regs[MAXBLOCK];
281 static struct regstat branch_regs[MAXBLOCK];
e2b5e7aa 282 static int slen;
df4dc2b1 283 static void *instr_addr[MAXBLOCK];
643aeae3 284 static struct link_entry link_addr[MAXBLOCK];
e2b5e7aa 285 static int linkcount;
b14b6a8f 286 static struct code_stub stubs[MAXBLOCK*3];
e2b5e7aa 287 static int stubcount;
288 static u_int literals[1024][2];
289 static int literalcount;
290 static int is_delayslot;
e2b5e7aa 291 static char shadow[1048576] __attribute__((aligned(16)));
292 static void *copy;
93c0345b 293 static u_int expirep;
e2b5e7aa 294 static u_int stop_after_jal;
7f94b097 295 static u_int f1_hack;
ece032e6 296#ifdef STAT_PRINT
297 static int stat_bc_direct;
298 static int stat_bc_pre;
299 static int stat_bc_restore;
104df9d3 300 static int stat_ht_lookups;
ece032e6 301 static int stat_jump_in_lookups;
302 static int stat_restore_tries;
303 static int stat_restore_compares;
304 static int stat_inv_addr_calls;
305 static int stat_inv_hits;
104df9d3 306 static int stat_blocks;
307 static int stat_links;
ece032e6 308 #define stat_inc(s) s++
104df9d3 309 #define stat_dec(s) s--
310 #define stat_clear(s) s = 0
ece032e6 311#else
312 #define stat_inc(s)
104df9d3 313 #define stat_dec(s)
314 #define stat_clear(s)
ece032e6 315#endif
e2b5e7aa 316
317 int new_dynarec_hacks;
d62c125a 318 int new_dynarec_hacks_pergame;
32631e6a 319 int new_dynarec_hacks_old;
e2b5e7aa 320 int new_dynarec_did_compile;
687b4580 321
d62c125a 322 #define HACK_ENABLED(x) ((new_dynarec_hacks | new_dynarec_hacks_pergame) & (x))
323
de6dbc52 324 extern int cycle_count; // ... until end of the timeslice, counts -N -> 0 (CCREG)
687b4580 325 extern int last_count; // last absolute target, often = next_interupt
326 extern int pcaddr;
327 extern int pending_exception;
328 extern int branch_target;
37387d8b 329 extern uintptr_t ram_offset;
d1e4ebd9 330 extern uintptr_t mini_ht[32][2];
57871462 331
332 /* registers that may be allocated */
333 /* 1-31 gpr */
7c3a5182 334#define LOREG 32 // lo
335#define HIREG 33 // hi
00fa9369 336//#define FSREG 34 // FPU status (FCSR)
de6dbc52 337//#define CSREG 35 // Coprocessor status
57871462 338#define CCREG 36 // Cycle count
339#define INVCP 37 // Pointer to invalid_code
1edfcc68 340//#define MMREG 38 // Pointer to memory_map
33a1eda1 341#define ROREG 39 // ram offset (if psxM != 0x80000000)
619e5ded 342#define TEMPREG 40
33a1eda1 343#define FTEMP 40 // Load/store temporary register (was fpu)
619e5ded 344#define PTEMP 41 // Prefetch temporary register
1edfcc68 345//#define TLREG 42 // TLB mapping offset
619e5ded 346#define RHASH 43 // Return address hash
347#define RHTBL 44 // Return address hash table address
348#define RTEMP 45 // JR/JALR address register
349#define MAXREG 45
277718fa 350#define AGEN1 46 // Address generation temporary register (pass5b_preallocate2)
1edfcc68 351//#define AGEN2 47 // Address generation temporary register
57871462 352
353 /* instruction types */
354#define NOP 0 // No operation
355#define LOAD 1 // Load
356#define STORE 2 // Store
357#define LOADLR 3 // Unaligned load
358#define STORELR 4 // Unaligned store
a5cd72d0 359#define MOV 5 // Move (hi/lo only)
57871462 360#define ALU 6 // Arithmetic/logic
361#define MULTDIV 7 // Multiply/divide
362#define SHIFT 8 // Shift by register
363#define SHIFTIMM 9// Shift by immediate
364#define IMM16 10 // 16-bit immediate
365#define RJUMP 11 // Unconditional jump to register
366#define UJUMP 12 // Unconditional jump
367#define CJUMP 13 // Conditional branch (BEQ/BNE/BGTZ/BLEZ)
368#define SJUMP 14 // Conditional branch (regimm format)
369#define COP0 15 // Coprocessor 0
a5cd72d0 370#define RFE 16
d1150cd6 371#define SYSCALL 22// SYSCALL,BREAK
a5cd72d0 372#define OTHER 23 // Other/unknown - do nothing
7139f3c8 373#define HLECALL 26// PCSX fake opcodes for HLE
b9b61529 374#define COP2 27 // Coprocessor 2 move
375#define C2LS 28 // Coprocessor 2 load/store
376#define C2OP 29 // Coprocessor 2 operation
1e973cb0 377#define INTCALL 30// Call interpreter to handle rare corner cases
57871462 378
57871462 379 /* branch codes */
380#define TAKEN 1
381#define NOTTAKEN 2
57871462 382
7c3a5182 383#define DJT_1 (void *)1l // no function, just a label in assem_debug log
384#define DJT_2 (void *)2l
385
57871462 386// asm linkage
57871462 387void dyna_linker();
57871462 388void cc_interrupt();
d1150cd6 389void jump_syscall (u_int u0, u_int u1, u_int pc);
390void jump_syscall_ds(u_int u0, u_int u1, u_int pc);
391void jump_break (u_int u0, u_int u1, u_int pc);
392void jump_break_ds(u_int u0, u_int u1, u_int pc);
a5cd72d0 393void jump_overflow (u_int u0, u_int u1, u_int pc);
394void jump_overflow_ds(u_int u0, u_int u1, u_int pc);
277718fa 395void jump_addrerror (u_int cause, u_int addr, u_int pc);
396void jump_addrerror_ds(u_int cause, u_int addr, u_int pc);
3968e69e 397void jump_to_new_pc();
81dbbf4c 398void call_gteStall();
7139f3c8 399void new_dyna_leave();
57871462 400
104df9d3 401void *ndrc_get_addr_ht_param(u_int vaddr, int can_compile);
402void *ndrc_get_addr_ht(u_int vaddr);
104df9d3 403void ndrc_add_jump_out(u_int vaddr, void *src);
9b495f6e 404void ndrc_write_invalidate_one(u_int addr);
405static void ndrc_write_invalidate_many(u_int addr, u_int end);
104df9d3 406
407static int new_recompile_block(u_int addr);
408static void invalidate_block(struct block_info *block);
a5cd72d0 409static void exception_assemble(int i, const struct regstat *i_regs, int ccadj_);
398d6924 410
57871462 411// Needed by assembler
2330734f 412static void wb_register(signed char r, const signed char regmap[], uint64_t dirty);
413static void wb_dirtys(const signed char i_regmap[], uint64_t i_dirty);
414static void wb_needed_dirtys(const signed char i_regmap[], uint64_t i_dirty, int addr);
415static void load_all_regs(const signed char i_regmap[]);
416static void load_needed_regs(const signed char i_regmap[], const signed char next_regmap[]);
e2b5e7aa 417static void load_regs_entry(int t);
2330734f 418static void load_all_consts(const signed char regmap[], u_int dirty, int i);
81dbbf4c 419static u_int get_host_reglist(const signed char *regmap);
e2b5e7aa 420
de6dbc52 421static int get_final_value(int hr, int i, u_int *value);
b14b6a8f 422static void add_stub(enum stub_type type, void *addr, void *retaddr,
423 u_int a, uintptr_t b, uintptr_t c, u_int d, u_int e);
424static void add_stub_r(enum stub_type type, void *addr, void *retaddr,
81dbbf4c 425 int i, int addr_reg, const struct regstat *i_regs, int ccadj, u_int reglist);
643aeae3 426static void add_to_linker(void *addr, u_int target, int ext);
687b4580 427static void *get_direct_memhandler(void *table, u_int addr,
428 enum stub_type type, uintptr_t *addr_host);
32631e6a 429static void cop2_do_stall_check(u_int op, int i, const struct regstat *i_regs, u_int reglist);
687b4580 430static void pass_args(int a0, int a1);
2a014d73 431static void emit_far_jump(const void *f);
432static void emit_far_call(const void *f);
57871462 433
9c67c98f 434#ifdef VITA
435#include <psp2/kernel/sysmem.h>
436static int sceBlock;
437// note: this interacts with RetroArch's Vita bootstrap code: bootstrap/vita/sbrk.c
438extern int getVMBlock();
439int _newlib_vm_size_user = sizeof(*ndrc);
440#endif
441
d148d265 442static void mprotect_w_x(void *start, void *end, int is_x)
443{
444#ifdef NO_WRITE_EXEC
1e212a25 445 #if defined(VITA)
446 // *Open* enables write on all memory that was
447 // allocated by sceKernelAllocMemBlockForVM()?
448 if (is_x)
449 sceKernelCloseVMDomain();
450 else
451 sceKernelOpenVMDomain();
3039c914 452 #elif defined(HAVE_LIBNX)
453 Result rc;
d9e2b173 454 // check to avoid the full flush in jitTransitionToExecutable()
455 if (g_jit.type != JitType_CodeMemory) {
456 if (is_x)
457 rc = jitTransitionToExecutable(&g_jit);
458 else
459 rc = jitTransitionToWritable(&g_jit);
460 if (R_FAILED(rc))
461 ;//SysPrintf("jitTransition %d %08x\n", is_x, rc);
462 }
463 #elif defined(TC_WRITE_OFFSET)
3039c914 464 // separated rx and rw areas are always available
1e212a25 465 #else
d148d265 466 u_long mstart = (u_long)start & ~4095ul;
467 u_long mend = (u_long)end;
468 if (mprotect((void *)mstart, mend - mstart,
469 PROT_READ | (is_x ? PROT_EXEC : PROT_WRITE)) != 0)
470 SysPrintf("mprotect(%c) failed: %s\n", is_x ? 'x' : 'w', strerror(errno));
1e212a25 471 #endif
d148d265 472#endif
473}
474
d9e2b173 475static void start_tcache_write(void *start, void *end)
d148d265 476{
477 mprotect_w_x(start, end, 0);
478}
479
480static void end_tcache_write(void *start, void *end)
481{
919981d0 482#if defined(__arm__) || defined(__aarch64__)
d148d265 483 size_t len = (char *)end - (char *)start;
484 #if defined(__BLACKBERRY_QNX__)
485 msync(start, len, MS_SYNC | MS_CACHE_ONLY | MS_INVALIDATE_ICACHE);
486 #elif defined(__MACH__)
487 sys_cache_control(kCacheFunctionPrepareForExecution, start, len);
488 #elif defined(VITA)
1e212a25 489 sceKernelSyncVMDomain(sceBlock, start, len);
490 #elif defined(_3DS)
491 ctr_flush_invalidate_cache();
3039c914 492 #elif defined(HAVE_LIBNX)
d9e2b173 493 if (g_jit.type == JitType_CodeMemory) {
494 armDCacheClean(start, len);
495 armICacheInvalidate((char *)start - ndrc_write_ofs, len);
aaece508 496 // as of v4.2.1 libnx lacks isb
497 __asm__ volatile("isb" ::: "memory");
d9e2b173 498 }
919981d0 499 #elif defined(__aarch64__)
500 // as of 2021, __clear_cache() is still broken on arm64
501 // so here is a custom one :(
502 clear_cache_arm64(start, end);
d148d265 503 #else
504 __clear_cache(start, end);
505 #endif
506 (void)len;
507#endif
508
509 mprotect_w_x(start, end, 1);
510}
511
512static void *start_block(void)
513{
514 u_char *end = out + MAX_OUTPUT_BLOCK_SIZE;
2a014d73 515 if (end > ndrc->translation_cache + sizeof(ndrc->translation_cache))
516 end = ndrc->translation_cache + sizeof(ndrc->translation_cache);
d9e2b173 517 start_tcache_write(NDRC_WRITE_OFFSET(out), NDRC_WRITE_OFFSET(end));
d148d265 518 return out;
519}
520
521static void end_block(void *start)
522{
d9e2b173 523 end_tcache_write(NDRC_WRITE_OFFSET(start), NDRC_WRITE_OFFSET(out));
d148d265 524}
525
af700b41 526#ifdef NDRC_CACHE_FLUSH_ALL
527
528static int needs_clear_cache;
529
530static void mark_clear_cache(void *target)
531{
532 if (!needs_clear_cache) {
d9e2b173 533 start_tcache_write(NDRC_WRITE_OFFSET(ndrc), NDRC_WRITE_OFFSET(ndrc + 1));
af700b41 534 needs_clear_cache = 1;
535 }
536}
537
538static void do_clear_cache(void)
539{
540 if (needs_clear_cache) {
d9e2b173 541 end_tcache_write(NDRC_WRITE_OFFSET(ndrc), NDRC_WRITE_OFFSET(ndrc + 1));
af700b41 542 needs_clear_cache = 0;
543 }
544}
545
546#else
547
919981d0 548// also takes care of w^x mappings when patching code
549static u_int needs_clear_cache[1<<(TARGET_SIZE_2-17)];
550
551static void mark_clear_cache(void *target)
552{
553 uintptr_t offset = (u_char *)target - ndrc->translation_cache;
554 u_int mask = 1u << ((offset >> 12) & 31);
555 if (!(needs_clear_cache[offset >> 17] & mask)) {
d9e2b173 556 char *start = (char *)NDRC_WRITE_OFFSET((uintptr_t)target & ~4095l);
919981d0 557 start_tcache_write(start, start + 4095);
558 needs_clear_cache[offset >> 17] |= mask;
559 }
560}
561
562// Clearing the cache is rather slow on ARM Linux, so mark the areas
563// that need to be cleared, and then only clear these areas once.
564static void do_clear_cache(void)
565{
566 int i, j;
567 for (i = 0; i < (1<<(TARGET_SIZE_2-17)); i++)
568 {
569 u_int bitmap = needs_clear_cache[i];
570 if (!bitmap)
571 continue;
572 for (j = 0; j < 32; j++)
573 {
574 u_char *start, *end;
93c0345b 575 if (!(bitmap & (1u << j)))
919981d0 576 continue;
577
578 start = ndrc->translation_cache + i*131072 + j*4096;
579 end = start + 4095;
580 for (j++; j < 32; j++) {
93c0345b 581 if (!(bitmap & (1u << j)))
919981d0 582 break;
583 end += 4096;
584 }
d9e2b173 585 end_tcache_write(NDRC_WRITE_OFFSET(start), NDRC_WRITE_OFFSET(end));
919981d0 586 }
587 needs_clear_cache[i] = 0;
588 }
589}
590
af700b41 591#endif // NDRC_CACHE_FLUSH_ALL
57871462 592
b6e87b2b 593#define NO_CYCLE_PENALTY_THR 12
594
32631e6a 595int cycle_multiplier_old;
24058131 596static int cycle_multiplier_active;
4e9dcd7f 597
598static int CLOCK_ADJUST(int x)
599{
24058131 600 int m = cycle_multiplier_active;
601 int s = (x >> 31) | 1;
a3203cf4 602 return (x * m + s * 50) / 100;
4e9dcd7f 603}
604
4919de1e 605static int ds_writes_rjump_rs(int i)
606{
ecca05e3 607 return dops[i].rs1 != 0
608 && (dops[i].rs1 == dops[i+1].rt1 || dops[i].rs1 == dops[i+1].rt2
609 || dops[i].rs1 == dops[i].rt1); // overwrites itself - same effect
4919de1e 610}
611
104df9d3 612// psx addr mirror masking (for invalidation)
613static u_int pmmask(u_int vaddr)
614{
615 vaddr &= ~0xe0000000;
616 if (vaddr < 0x01000000)
617 vaddr &= ~0x00e00000; // RAM mirrors
618 return vaddr;
619}
620
94d23bb9 621static u_int get_page(u_int vaddr)
57871462 622{
104df9d3 623 u_int page = pmmask(vaddr) >> 12;
93c0345b 624 if (page >= PAGE_COUNT / 2)
625 page = PAGE_COUNT / 2 + (page & (PAGE_COUNT / 2 - 1));
94d23bb9 626 return page;
627}
628
104df9d3 629// get a page for looking for a block that has vaddr
630// (needed because the block may start in previous page)
631static u_int get_page_prev(u_int vaddr)
d25604ca 632{
104df9d3 633 assert(MAXBLOCK <= (1 << 12));
634 u_int page = get_page(vaddr);
635 if (page & 511)
636 page--;
637 return page;
d25604ca 638}
94d23bb9 639
df4dc2b1 640static struct ht_entry *hash_table_get(u_int vaddr)
641{
642 return &hash_table[((vaddr>>16)^vaddr)&0xFFFF];
643}
644
104df9d3 645static void hash_table_add(u_int vaddr, void *tcaddr)
df4dc2b1 646{
104df9d3 647 struct ht_entry *ht_bin = hash_table_get(vaddr);
648 assert(tcaddr);
df4dc2b1 649 ht_bin->vaddr[1] = ht_bin->vaddr[0];
650 ht_bin->tcaddr[1] = ht_bin->tcaddr[0];
651 ht_bin->vaddr[0] = vaddr;
652 ht_bin->tcaddr[0] = tcaddr;
653}
654
104df9d3 655static void hash_table_remove(int vaddr)
656{
657 //printf("remove hash: %x\n",vaddr);
658 struct ht_entry *ht_bin = hash_table_get(vaddr);
659 if (ht_bin->vaddr[1] == vaddr) {
660 ht_bin->vaddr[1] = -1;
661 ht_bin->tcaddr[1] = NULL;
662 }
663 if (ht_bin->vaddr[0] == vaddr) {
664 ht_bin->vaddr[0] = ht_bin->vaddr[1];
665 ht_bin->tcaddr[0] = ht_bin->tcaddr[1];
666 ht_bin->vaddr[1] = -1;
667 ht_bin->tcaddr[1] = NULL;
668 }
669}
670
671static void mark_invalid_code(u_int vaddr, u_int len, char invalid)
398d6924 672{
ab4377be 673 u_int vaddr_m = vaddr & 0x1fffffff;
398d6924 674 u_int i, j;
ab4377be 675 for (i = vaddr_m & ~0xfff; i < vaddr_m + len; i += 0x1000) {
398d6924 676 // ram mirrors, but should not hurt bios
677 for (j = 0; j < 0x800000; j += 0x200000) {
678 invalid_code[(i|j) >> 12] =
679 invalid_code[(i|j|0x80000000u) >> 12] =
104df9d3 680 invalid_code[(i|j|0xa0000000u) >> 12] = invalid;
398d6924 681 }
682 }
882a08fc 683 if (!invalid && vaddr + len > inv_code_start && vaddr <= inv_code_end)
104df9d3 684 inv_code_start = inv_code_end = ~0;
398d6924 685}
686
93c0345b 687static int doesnt_expire_soon(u_char *tcaddr)
df4dc2b1 688{
93c0345b 689 u_int diff = (u_int)(tcaddr - out) & ((1u << TARGET_SIZE_2) - 1u);
690 return diff > EXPIRITY_OFFSET + MAX_OUTPUT_BLOCK_SIZE;
df4dc2b1 691}
692
9b495f6e 693static unused void check_for_block_changes(u_int start, u_int end)
694{
695 u_int start_page = get_page_prev(start);
696 u_int end_page = get_page(end - 1);
697 u_int page;
698
699 for (page = start_page; page <= end_page; page++) {
700 struct block_info *block;
701 for (block = blocks[page]; block != NULL; block = block->next) {
702 if (block->is_dirty)
703 continue;
704 if (memcmp(block->source, block->copy, block->len)) {
705 printf("bad block %08x-%08x %016llx %016llx @%08x\n",
706 block->start, block->start + block->len,
707 *(long long *)block->source, *(long long *)block->copy, psxRegs.pc);
708 fflush(stdout);
709 abort();
710 }
711 }
712 }
713}
714
104df9d3 715static void *try_restore_block(u_int vaddr, u_int start_page, u_int end_page)
398d6924 716{
104df9d3 717 void *found_clean = NULL;
718 u_int i, page;
398d6924 719
ece032e6 720 stat_inc(stat_restore_tries);
104df9d3 721 for (page = start_page; page <= end_page; page++) {
722 struct block_info *block;
723 for (block = blocks[page]; block != NULL; block = block->next) {
724 if (vaddr < block->start)
725 break;
726 if (!block->is_dirty || vaddr >= block->start + block->len)
727 continue;
728 for (i = 0; i < block->jump_in_cnt; i++)
729 if (block->jump_in[i].vaddr == vaddr)
730 break;
731 if (i == block->jump_in_cnt)
732 continue;
733 assert(block->source && block->copy);
734 stat_inc(stat_restore_compares);
735 if (memcmp(block->source, block->copy, block->len))
736 continue;
398d6924 737
3280e616 738 block->is_dirty = block->inv_near_misses = 0;
104df9d3 739 found_clean = block->jump_in[i].addr;
740 hash_table_add(vaddr, found_clean);
741 mark_invalid_code(block->start, block->len, 0);
742 stat_inc(stat_bc_restore);
743 inv_debug("INV: restored %08x %p (%d)\n", vaddr, found_clean, block->jump_in_cnt);
744 return found_clean;
398d6924 745 }
398d6924 746 }
104df9d3 747 return NULL;
398d6924 748}
749
de6dbc52 750// this doesn't normally happen
751static noinline u_int generate_exception(u_int pc)
752{
753 //if (execBreakCheck(&psxRegs, pc))
754 // return psxRegs.pc;
755
756 // generate an address or bus error
757 psxRegs.CP0.n.Cause &= 0x300;
758 psxRegs.CP0.n.EPC = pc;
759 if (pc & 3) {
760 psxRegs.CP0.n.Cause |= R3000E_AdEL << 2;
761 psxRegs.CP0.n.BadVAddr = pc;
762#ifdef DRC_DBG
763 last_count -= 2;
764#endif
765 } else
766 psxRegs.CP0.n.Cause |= R3000E_IBE << 2;
767 return (psxRegs.pc = 0x80000080);
768}
769
94d23bb9 770// Get address from virtual address
771// This is called from the recompiled JR/JALR instructions
104df9d3 772static void noinline *get_addr(u_int vaddr, int can_compile)
94d23bb9 773{
104df9d3 774 u_int start_page = get_page_prev(vaddr);
775 u_int i, page, end_page = get_page(vaddr);
776 void *found_clean = NULL;
398d6924 777
ece032e6 778 stat_inc(stat_jump_in_lookups);
104df9d3 779 for (page = start_page; page <= end_page; page++) {
780 const struct block_info *block;
781 for (block = blocks[page]; block != NULL; block = block->next) {
782 if (vaddr < block->start)
783 break;
784 if (block->is_dirty || vaddr >= block->start + block->len)
785 continue;
786 for (i = 0; i < block->jump_in_cnt; i++)
787 if (block->jump_in[i].vaddr == vaddr)
788 break;
789 if (i == block->jump_in_cnt)
790 continue;
791 found_clean = block->jump_in[i].addr;
792 hash_table_add(vaddr, found_clean);
793 return found_clean;
57871462 794 }
57871462 795 }
104df9d3 796 found_clean = try_restore_block(vaddr, start_page, end_page);
797 if (found_clean)
798 return found_clean;
799
800 if (!can_compile)
801 return NULL;
398d6924 802
803 int r = new_recompile_block(vaddr);
de6dbc52 804 if (likely(r == 0))
104df9d3 805 return ndrc_get_addr_ht(vaddr);
df4dc2b1 806
de6dbc52 807 return ndrc_get_addr_ht(generate_exception(vaddr));
57871462 808}
104df9d3 809
57871462 810// Look up address in hash table first
104df9d3 811void *ndrc_get_addr_ht_param(u_int vaddr, int can_compile)
57871462 812{
9b495f6e 813 //check_for_block_changes(vaddr, vaddr + MAXBLOCK);
df4dc2b1 814 const struct ht_entry *ht_bin = hash_table_get(vaddr);
277718fa 815 u_int vaddr_a = vaddr & ~3;
104df9d3 816 stat_inc(stat_ht_lookups);
277718fa 817 if (ht_bin->vaddr[0] == vaddr_a) return ht_bin->tcaddr[0];
818 if (ht_bin->vaddr[1] == vaddr_a) return ht_bin->tcaddr[1];
104df9d3 819 return get_addr(vaddr, can_compile);
820}
821
822void *ndrc_get_addr_ht(u_int vaddr)
823{
824 return ndrc_get_addr_ht_param(vaddr, 1);
57871462 825}
826
6cc8d23c 827static void clear_all_regs(signed char regmap[])
57871462 828{
6cc8d23c 829 memset(regmap, -1, sizeof(regmap[0]) * HOST_REGS);
57871462 830}
831
53358c1d 832// get_reg: get allocated host reg from mips reg
833// returns -1 if no such mips reg was allocated
cdc2da64 834#if defined(__arm__) && defined(HAVE_ARMV6) && HOST_REGS == 13 && EXCLUDE_REG == 11
835
836extern signed char get_reg(const signed char regmap[], signed char r);
837
838#else
839
9de8a0c3 840static signed char get_reg(const signed char regmap[], signed char r)
57871462 841{
842 int hr;
9de8a0c3 843 for (hr = 0; hr < HOST_REGS; hr++) {
844 if (hr == EXCLUDE_REG)
845 continue;
846 if (regmap[hr] == r)
847 return hr;
848 }
849 return -1;
850}
851
cdc2da64 852#endif
853
a5cd72d0 854// get reg suitable for writing
855static signed char get_reg_w(const signed char regmap[], signed char r)
856{
857 return r == 0 ? -1 : get_reg(regmap, r);
858}
859
53358c1d 860// get reg as mask bit (1 << hr)
861static u_int get_regm(const signed char regmap[], signed char r)
862{
863 return (1u << (get_reg(regmap, r) & 31)) & ~(1u << 31);
864}
865
9de8a0c3 866static signed char get_reg_temp(const signed char regmap[])
867{
868 int hr;
869 for (hr = 0; hr < HOST_REGS; hr++) {
870 if (hr == EXCLUDE_REG)
871 continue;
872 if (regmap[hr] == (signed char)-1)
873 return hr;
874 }
57871462 875 return -1;
876}
877
878// Find a register that is available for two consecutive cycles
d1e4ebd9 879static signed char get_reg2(signed char regmap1[], const signed char regmap2[], int r)
57871462 880{
881 int hr;
882 for (hr=0;hr<HOST_REGS;hr++) if(hr!=EXCLUDE_REG&&regmap1[hr]==r&&regmap2[hr]==r) return hr;
883 return -1;
884}
885
53dc27f6 886// reverse reg map: mips -> host
887#define RRMAP_SIZE 64
888static void make_rregs(const signed char regmap[], signed char rrmap[RRMAP_SIZE],
889 u_int *regs_can_change)
890{
891 u_int r, hr, hr_can_change = 0;
892 memset(rrmap, -1, RRMAP_SIZE);
893 for (hr = 0; hr < HOST_REGS; )
894 {
895 r = regmap[hr];
896 rrmap[r & (RRMAP_SIZE - 1)] = hr;
897 // only add mips $1-$31+$lo, others shifted out
898 hr_can_change |= (uint64_t)1 << (hr + ((r - 1) & 32));
899 hr++;
900 if (hr == EXCLUDE_REG)
901 hr++;
902 }
903 hr_can_change |= 1u << (rrmap[33] & 31);
904 hr_can_change |= 1u << (rrmap[CCREG] & 31);
905 hr_can_change &= ~(1u << 31);
906 *regs_can_change = hr_can_change;
907}
908
909// same as get_reg, but takes rrmap
910static signed char get_rreg(signed char rrmap[RRMAP_SIZE], signed char r)
911{
912 assert(0 <= r && r < RRMAP_SIZE);
913 return rrmap[r];
914}
915
9de8a0c3 916static int count_free_regs(const signed char regmap[])
57871462 917{
918 int count=0;
919 int hr;
920 for(hr=0;hr<HOST_REGS;hr++)
921 {
922 if(hr!=EXCLUDE_REG) {
923 if(regmap[hr]<0) count++;
924 }
925 }
926 return count;
927}
928
9de8a0c3 929static void dirty_reg(struct regstat *cur, signed char reg)
57871462 930{
931 int hr;
9de8a0c3 932 if (!reg) return;
933 hr = get_reg(cur->regmap, reg);
934 if (hr >= 0)
935 cur->dirty |= 1<<hr;
57871462 936}
937
40fca85b 938static void set_const(struct regstat *cur, signed char reg, uint32_t value)
57871462 939{
940 int hr;
9de8a0c3 941 if (!reg) return;
942 hr = get_reg(cur->regmap, reg);
943 if (hr >= 0) {
944 cur->isconst |= 1<<hr;
945 current_constmap[hr] = value;
57871462 946 }
947}
948
40fca85b 949static void clear_const(struct regstat *cur, signed char reg)
57871462 950{
951 int hr;
9de8a0c3 952 if (!reg) return;
953 hr = get_reg(cur->regmap, reg);
954 if (hr >= 0)
955 cur->isconst &= ~(1<<hr);
57871462 956}
957
9de8a0c3 958static int is_const(const struct regstat *cur, signed char reg)
57871462 959{
960 int hr;
9de8a0c3 961 if (reg < 0) return 0;
962 if (!reg) return 1;
963 hr = get_reg(cur->regmap, reg);
964 if (hr >= 0)
965 return (cur->isconst>>hr)&1;
57871462 966 return 0;
967}
40fca85b 968
9de8a0c3 969static uint32_t get_const(const struct regstat *cur, signed char reg)
57871462 970{
971 int hr;
9de8a0c3 972 if (!reg) return 0;
973 hr = get_reg(cur->regmap, reg);
974 if (hr >= 0)
975 return current_constmap[hr];
976
977 SysPrintf("Unknown constant in r%d\n", reg);
7c3a5182 978 abort();
57871462 979}
980
981// Least soon needed registers
982// Look at the next ten instructions and see which registers
983// will be used. Try not to reallocate these.
90f98e7c 984static void lsn(u_char hsn[], int i)
57871462 985{
986 int j;
987 int b=-1;
988 for(j=0;j<9;j++)
989 {
990 if(i+j>=slen) {
991 j=slen-i-1;
992 break;
993 }
fe807a8a 994 if (dops[i+j].is_ujump)
57871462 995 {
996 // Don't go past an unconditonal jump
997 j++;
998 break;
999 }
1000 }
1001 for(;j>=0;j--)
1002 {
cf95b4f0 1003 if(dops[i+j].rs1) hsn[dops[i+j].rs1]=j;
1004 if(dops[i+j].rs2) hsn[dops[i+j].rs2]=j;
1005 if(dops[i+j].rt1) hsn[dops[i+j].rt1]=j;
1006 if(dops[i+j].rt2) hsn[dops[i+j].rt2]=j;
1007 if(dops[i+j].itype==STORE || dops[i+j].itype==STORELR) {
57871462 1008 // Stores can allocate zero
cf95b4f0 1009 hsn[dops[i+j].rs1]=j;
1010 hsn[dops[i+j].rs2]=j;
57871462 1011 }
37387d8b 1012 if (ram_offset && (dops[i+j].is_load || dops[i+j].is_store))
1013 hsn[ROREG] = j;
57871462 1014 // On some architectures stores need invc_ptr
1015 #if defined(HOST_IMM8)
37387d8b 1016 if (dops[i+j].is_store)
1017 hsn[INVCP] = j;
57871462 1018 #endif
cf95b4f0 1019 if(i+j>=0&&(dops[i+j].itype==UJUMP||dops[i+j].itype==CJUMP||dops[i+j].itype==SJUMP))
57871462 1020 {
1021 hsn[CCREG]=j;
1022 b=j;
1023 }
1024 }
1025 if(b>=0)
1026 {
277718fa 1027 if(cinfo[i+b].ba>=start && cinfo[i+b].ba<(start+slen*4))
57871462 1028 {
1029 // Follow first branch
277718fa 1030 int t=(cinfo[i+b].ba-start)>>2;
57871462 1031 j=7-b;if(t+j>=slen) j=slen-t-1;
1032 for(;j>=0;j--)
1033 {
cf95b4f0 1034 if(dops[t+j].rs1) if(hsn[dops[t+j].rs1]>j+b+2) hsn[dops[t+j].rs1]=j+b+2;
1035 if(dops[t+j].rs2) if(hsn[dops[t+j].rs2]>j+b+2) hsn[dops[t+j].rs2]=j+b+2;
1036 //if(dops[t+j].rt1) if(hsn[dops[t+j].rt1]>j+b+2) hsn[dops[t+j].rt1]=j+b+2;
1037 //if(dops[t+j].rt2) if(hsn[dops[t+j].rt2]>j+b+2) hsn[dops[t+j].rt2]=j+b+2;
57871462 1038 }
1039 }
1040 // TODO: preferred register based on backward branch
1041 }
1042 // Delay slot should preferably not overwrite branch conditions or cycle count
fe807a8a 1043 if (i > 0 && dops[i-1].is_jump) {
cf95b4f0 1044 if(dops[i-1].rs1) if(hsn[dops[i-1].rs1]>1) hsn[dops[i-1].rs1]=1;
1045 if(dops[i-1].rs2) if(hsn[dops[i-1].rs2]>1) hsn[dops[i-1].rs2]=1;
57871462 1046 hsn[CCREG]=1;
1047 // ...or hash tables
1048 hsn[RHASH]=1;
1049 hsn[RHTBL]=1;
1050 }
1051 // Coprocessor load/store needs FTEMP, even if not declared
37387d8b 1052 if(dops[i].itype==C2LS) {
57871462 1053 hsn[FTEMP]=0;
1054 }
33a1eda1 1055 // Load/store L/R also uses FTEMP as a temporary register
1056 if (dops[i].itype == LOADLR || dops[i].itype == STORELR) {
57871462 1057 hsn[FTEMP]=0;
1058 }
57871462 1059 // Don't remove the miniht registers
cf95b4f0 1060 if(dops[i].itype==UJUMP||dops[i].itype==RJUMP)
57871462 1061 {
1062 hsn[RHASH]=0;
1063 hsn[RHTBL]=0;
1064 }
1065}
1066
1067// We only want to allocate registers if we're going to use them again soon
4149788d 1068static int needed_again(int r, int i)
57871462 1069{
1070 int j;
1071 int b=-1;
1072 int rn=10;
9f51b4b9 1073
fe807a8a 1074 if (i > 0 && dops[i-1].is_ujump)
57871462 1075 {
277718fa 1076 if(cinfo[i-1].ba<start || cinfo[i-1].ba>start+slen*4-4)
57871462 1077 return 0; // Don't need any registers if exiting the block
1078 }
1079 for(j=0;j<9;j++)
1080 {
1081 if(i+j>=slen) {
1082 j=slen-i-1;
1083 break;
1084 }
fe807a8a 1085 if (dops[i+j].is_ujump)
57871462 1086 {
1087 // Don't go past an unconditonal jump
1088 j++;
1089 break;
1090 }
a5cd72d0 1091 if (dops[i+j].is_exception)
57871462 1092 {
1093 break;
1094 }
1095 }
1096 for(;j>=1;j--)
1097 {
cf95b4f0 1098 if(dops[i+j].rs1==r) rn=j;
1099 if(dops[i+j].rs2==r) rn=j;
57871462 1100 if((unneeded_reg[i+j]>>r)&1) rn=10;
cf95b4f0 1101 if(i+j>=0&&(dops[i+j].itype==UJUMP||dops[i+j].itype==CJUMP||dops[i+j].itype==SJUMP))
57871462 1102 {
1103 b=j;
1104 }
1105 }
b7217e13 1106 if(rn<10) return 1;
581335b0 1107 (void)b;
57871462 1108 return 0;
1109}
1110
1111// Try to match register allocations at the end of a loop with those
1112// at the beginning
4149788d 1113static int loop_reg(int i, int r, int hr)
57871462 1114{
1115 int j,k;
1116 for(j=0;j<9;j++)
1117 {
1118 if(i+j>=slen) {
1119 j=slen-i-1;
1120 break;
1121 }
fe807a8a 1122 if (dops[i+j].is_ujump)
57871462 1123 {
1124 // Don't go past an unconditonal jump
1125 j++;
1126 break;
1127 }
1128 }
1129 k=0;
1130 if(i>0){
cf95b4f0 1131 if(dops[i-1].itype==UJUMP||dops[i-1].itype==CJUMP||dops[i-1].itype==SJUMP)
57871462 1132 k--;
1133 }
1134 for(;k<j;k++)
1135 {
00fa9369 1136 assert(r < 64);
1137 if((unneeded_reg[i+k]>>r)&1) return hr;
cf95b4f0 1138 if(i+k>=0&&(dops[i+k].itype==UJUMP||dops[i+k].itype==CJUMP||dops[i+k].itype==SJUMP))
57871462 1139 {
277718fa 1140 if(cinfo[i+k].ba>=start && cinfo[i+k].ba<(start+i*4))
57871462 1141 {
277718fa 1142 int t=(cinfo[i+k].ba-start)>>2;
57871462 1143 int reg=get_reg(regs[t].regmap_entry,r);
1144 if(reg>=0) return reg;
1145 //reg=get_reg(regs[t+1].regmap_entry,r);
1146 //if(reg>=0) return reg;
1147 }
1148 }
1149 }
1150 return hr;
1151}
1152
1153
1154// Allocate every register, preserving source/target regs
4149788d 1155static void alloc_all(struct regstat *cur,int i)
57871462 1156{
1157 int hr;
9f51b4b9 1158
57871462 1159 for(hr=0;hr<HOST_REGS;hr++) {
1160 if(hr!=EXCLUDE_REG) {
9de8a0c3 1161 if((cur->regmap[hr]!=dops[i].rs1)&&(cur->regmap[hr]!=dops[i].rs2)&&
1162 (cur->regmap[hr]!=dops[i].rt1)&&(cur->regmap[hr]!=dops[i].rt2))
57871462 1163 {
1164 cur->regmap[hr]=-1;
1165 cur->dirty&=~(1<<hr);
1166 }
1167 // Don't need zeros
9de8a0c3 1168 if(cur->regmap[hr]==0)
57871462 1169 {
1170 cur->regmap[hr]=-1;
1171 cur->dirty&=~(1<<hr);
1172 }
1173 }
1174 }
1175}
1176
d1e4ebd9 1177#ifndef NDEBUG
1178static int host_tempreg_in_use;
1179
1180static void host_tempreg_acquire(void)
1181{
1182 assert(!host_tempreg_in_use);
1183 host_tempreg_in_use = 1;
1184}
1185
1186static void host_tempreg_release(void)
1187{
1188 host_tempreg_in_use = 0;
1189}
1190#else
1191static void host_tempreg_acquire(void) {}
1192static void host_tempreg_release(void) {}
1193#endif
1194
32631e6a 1195#ifdef ASSEM_PRINT
8062d65a 1196extern void gen_interupt();
1197extern void do_insn_cmp();
d1e4ebd9 1198#define FUNCNAME(f) { f, " " #f }
8062d65a 1199static const struct {
d1e4ebd9 1200 void *addr;
8062d65a 1201 const char *name;
1202} function_names[] = {
1203 FUNCNAME(cc_interrupt),
1204 FUNCNAME(gen_interupt),
104df9d3 1205 FUNCNAME(ndrc_get_addr_ht),
8062d65a 1206 FUNCNAME(jump_handler_read8),
1207 FUNCNAME(jump_handler_read16),
1208 FUNCNAME(jump_handler_read32),
1209 FUNCNAME(jump_handler_write8),
1210 FUNCNAME(jump_handler_write16),
1211 FUNCNAME(jump_handler_write32),
9b495f6e 1212 FUNCNAME(ndrc_write_invalidate_one),
1213 FUNCNAME(ndrc_write_invalidate_many),
3968e69e 1214 FUNCNAME(jump_to_new_pc),
d1150cd6 1215 FUNCNAME(jump_break),
1216 FUNCNAME(jump_break_ds),
1217 FUNCNAME(jump_syscall),
1218 FUNCNAME(jump_syscall_ds),
a5cd72d0 1219 FUNCNAME(jump_overflow),
1220 FUNCNAME(jump_overflow_ds),
277718fa 1221 FUNCNAME(jump_addrerror),
1222 FUNCNAME(jump_addrerror_ds),
81dbbf4c 1223 FUNCNAME(call_gteStall),
8062d65a 1224 FUNCNAME(new_dyna_leave),
1225 FUNCNAME(pcsx_mtc0),
1226 FUNCNAME(pcsx_mtc0_ds),
277718fa 1227 FUNCNAME(execI),
1228#ifdef __aarch64__
1229 FUNCNAME(do_memhandler_pre),
1230 FUNCNAME(do_memhandler_post),
1231#endif
32631e6a 1232#ifdef DRC_DBG
33a1eda1 1233# ifdef __aarch64__
1234 FUNCNAME(do_insn_cmp_arm64),
1235# else
8062d65a 1236 FUNCNAME(do_insn_cmp),
33a1eda1 1237# endif
32631e6a 1238#endif
8062d65a 1239};
1240
d1e4ebd9 1241static const char *func_name(const void *a)
8062d65a 1242{
1243 int i;
1244 for (i = 0; i < sizeof(function_names)/sizeof(function_names[0]); i++)
1245 if (function_names[i].addr == a)
1246 return function_names[i].name;
1247 return "";
1248}
a5cd72d0 1249
1250static const char *fpofs_name(u_int ofs)
1251{
1252 u_int *p = (u_int *)&dynarec_local + ofs/sizeof(u_int);
1253 static char buf[64];
1254 switch (ofs) {
1255 #define ofscase(x) case LO_##x: return " ; " #x
1256 ofscase(next_interupt);
de6dbc52 1257 ofscase(cycle_count);
a5cd72d0 1258 ofscase(last_count);
1259 ofscase(pending_exception);
1260 ofscase(stop);
1261 ofscase(address);
1262 ofscase(lo);
1263 ofscase(hi);
1264 ofscase(PC);
1265 ofscase(cycle);
1266 ofscase(mem_rtab);
1267 ofscase(mem_wtab);
1268 ofscase(psxH_ptr);
1269 ofscase(invc_ptr);
1270 ofscase(ram_offset);
1271 #undef ofscase
1272 }
1273 buf[0] = 0;
1274 if (psxRegs.GPR.r <= p && p < &psxRegs.GPR.r[32])
1275 snprintf(buf, sizeof(buf), " ; r%d", (int)(p - psxRegs.GPR.r));
1276 else if (psxRegs.CP0.r <= p && p < &psxRegs.CP0.r[32])
1277 snprintf(buf, sizeof(buf), " ; cp0 $%d", (int)(p - psxRegs.CP0.r));
1278 else if (psxRegs.CP2D.r <= p && p < &psxRegs.CP2D.r[32])
1279 snprintf(buf, sizeof(buf), " ; cp2d $%d", (int)(p - psxRegs.CP2D.r));
1280 else if (psxRegs.CP2C.r <= p && p < &psxRegs.CP2C.r[32])
1281 snprintf(buf, sizeof(buf), " ; cp2c $%d", (int)(p - psxRegs.CP2C.r));
1282 return buf;
1283}
8062d65a 1284#else
1285#define func_name(x) ""
a5cd72d0 1286#define fpofs_name(x) ""
8062d65a 1287#endif
1288
57871462 1289#ifdef __i386__
1290#include "assem_x86.c"
1291#endif
1292#ifdef __x86_64__
1293#include "assem_x64.c"
1294#endif
1295#ifdef __arm__
1296#include "assem_arm.c"
1297#endif
be516ebe 1298#ifdef __aarch64__
1299#include "assem_arm64.c"
1300#endif
57871462 1301
2a014d73 1302static void *get_trampoline(const void *f)
1303{
d9e2b173 1304 struct ndrc_tramp *tramp = NDRC_WRITE_OFFSET(&ndrc->tramp);
2a014d73 1305 size_t i;
1306
d9e2b173 1307 for (i = 0; i < ARRAY_SIZE(tramp->f); i++) {
1308 if (tramp->f[i] == f || tramp->f[i] == NULL)
2a014d73 1309 break;
1310 }
d9e2b173 1311 if (i == ARRAY_SIZE(tramp->f)) {
2a014d73 1312 SysPrintf("trampoline table is full, last func %p\n", f);
1313 abort();
1314 }
d9e2b173 1315 if (tramp->f[i] == NULL) {
1316 start_tcache_write(&tramp->f[i], &tramp->f[i + 1]);
1317 tramp->f[i] = f;
1318 end_tcache_write(&tramp->f[i], &tramp->f[i + 1]);
1319#ifdef HAVE_LIBNX
1320 // invalidate the RX mirror (unsure if necessary, but just in case...)
1321 armDCacheFlush(&ndrc->tramp.f[i], sizeof(ndrc->tramp.f[i]));
1322#endif
2a014d73 1323 }
1324 return &ndrc->tramp.ops[i];
1325}
1326
1327static void emit_far_jump(const void *f)
1328{
1329 if (can_jump_or_call(f)) {
1330 emit_jmp(f);
1331 return;
1332 }
1333
1334 f = get_trampoline(f);
1335 emit_jmp(f);
1336}
1337
1338static void emit_far_call(const void *f)
1339{
1340 if (can_jump_or_call(f)) {
1341 emit_call(f);
1342 return;
1343 }
1344
1345 f = get_trampoline(f);
1346 emit_call(f);
1347}
1348
57871462 1349// Check if an address is already compiled
1350// but don't return addresses which are about to expire from the cache
4149788d 1351static void *check_addr(u_int vaddr)
57871462 1352{
df4dc2b1 1353 struct ht_entry *ht_bin = hash_table_get(vaddr);
1354 size_t i;
b14b6a8f 1355 for (i = 0; i < ARRAY_SIZE(ht_bin->vaddr); i++) {
df4dc2b1 1356 if (ht_bin->vaddr[i] == vaddr)
93c0345b 1357 if (doesnt_expire_soon(ht_bin->tcaddr[i]))
104df9d3 1358 return ht_bin->tcaddr[i];
57871462 1359 }
104df9d3 1360
1361 // refactor to get_addr_nocompile?
1362 u_int start_page = get_page_prev(vaddr);
1363 u_int page, end_page = get_page(vaddr);
1364
1365 stat_inc(stat_jump_in_lookups);
1366 for (page = start_page; page <= end_page; page++) {
1367 const struct block_info *block;
1368 for (block = blocks[page]; block != NULL; block = block->next) {
1369 if (vaddr < block->start)
1370 break;
1371 if (block->is_dirty || vaddr >= block->start + block->len)
1372 continue;
1373 if (!doesnt_expire_soon(ndrc->translation_cache + block->tc_offs))
1374 continue;
1375 for (i = 0; i < block->jump_in_cnt; i++)
1376 if (block->jump_in[i].vaddr == vaddr)
1377 break;
1378 if (i == block->jump_in_cnt)
1379 continue;
1380
1381 // Update existing entry with current address
1382 void *addr = block->jump_in[i].addr;
1383 if (ht_bin->vaddr[0] == vaddr) {
1384 ht_bin->tcaddr[0] = addr;
1385 return addr;
1386 }
1387 if (ht_bin->vaddr[1] == vaddr) {
1388 ht_bin->tcaddr[1] = addr;
1389 return addr;
1390 }
1391 // Insert into hash table with low priority.
1392 // Don't evict existing entries, as they are probably
1393 // addresses that are being accessed frequently.
1394 if (ht_bin->vaddr[0] == -1) {
1395 ht_bin->vaddr[0] = vaddr;
1396 ht_bin->tcaddr[0] = addr;
57871462 1397 }
104df9d3 1398 else if (ht_bin->vaddr[1] == -1) {
1399 ht_bin->vaddr[1] = vaddr;
1400 ht_bin->tcaddr[1] = addr;
1401 }
1402 return addr;
57871462 1403 }
57871462 1404 }
104df9d3 1405 return NULL;
57871462 1406}
1407
104df9d3 1408static void blocks_clear(struct block_info **head)
1409{
1410 struct block_info *cur, *next;
1411
1412 if ((cur = *head)) {
1413 *head = NULL;
1414 while (cur) {
1415 next = cur->next;
1416 free(cur);
1417 cur = next;
1418 }
1419 }
1420}
1421
93c0345b 1422static int blocks_remove_matching_addrs(struct block_info **head,
1423 u_int base_offs, int shift)
104df9d3 1424{
1425 struct block_info *next;
93c0345b 1426 int hit = 0;
104df9d3 1427 while (*head) {
93c0345b 1428 if ((((*head)->tc_offs ^ base_offs) >> shift) == 0) {
9b495f6e 1429 inv_debug("EXP: rm block %08x (tc_offs %x)\n", (*head)->start, (*head)->tc_offs);
104df9d3 1430 invalidate_block(*head);
1431 next = (*head)->next;
1432 free(*head);
1433 *head = next;
1434 stat_dec(stat_blocks);
93c0345b 1435 hit = 1;
104df9d3 1436 }
1437 else
1438 {
1439 head = &((*head)->next);
1440 }
1441 }
93c0345b 1442 return hit;
104df9d3 1443}
57871462 1444
1445// This is called when we write to a compiled block (see do_invstub)
b7ad2f2c 1446static void unlink_jumps_vaddr_range(u_int start, u_int end)
57871462 1447{
104df9d3 1448 u_int page, start_page = get_page(start), end_page = get_page(end - 1);
b7ad2f2c 1449 int i;
104df9d3 1450
1451 for (page = start_page; page <= end_page; page++) {
b7ad2f2c 1452 struct jump_info *ji = jumps[page];
1453 if (ji == NULL)
1454 continue;
1455 for (i = 0; i < ji->count; ) {
1456 if (ji->e[i].target_vaddr < start || ji->e[i].target_vaddr >= end) {
1457 i++;
104df9d3 1458 continue;
1459 }
b7ad2f2c 1460
1461 inv_debug("INV: rm link to %08x (tc_offs %zx)\n", ji->e[i].target_vaddr,
1462 (u_char *)ji->e[i].stub - ndrc->translation_cache);
1463 void *host_addr = find_extjump_insn(ji->e[i].stub);
104df9d3 1464 mark_clear_cache(host_addr);
b7ad2f2c 1465 set_jump_target(host_addr, ji->e[i].stub); // point back to dyna_linker stub
104df9d3 1466
104df9d3 1467 stat_dec(stat_links);
b7ad2f2c 1468 ji->count--;
1469 if (i < ji->count) {
1470 ji->e[i] = ji->e[ji->count];
1471 continue;
1472 }
1473 i++;
1474 }
1475 }
1476}
1477
1478static void unlink_jumps_tc_range(struct jump_info *ji, u_int base_offs, int shift)
1479{
1480 int i;
1481 if (ji == NULL)
1482 return;
1483 for (i = 0; i < ji->count; ) {
1484 u_int tc_offs = (u_char *)ji->e[i].stub - ndrc->translation_cache;
1485 if (((tc_offs ^ base_offs) >> shift) != 0) {
1486 i++;
1487 continue;
1488 }
1489
9b495f6e 1490 inv_debug("EXP: rm link to %08x (tc_offs %x)\n", ji->e[i].target_vaddr, tc_offs);
b7ad2f2c 1491 stat_dec(stat_links);
1492 ji->count--;
1493 if (i < ji->count) {
1494 ji->e[i] = ji->e[ji->count];
1495 continue;
104df9d3 1496 }
b7ad2f2c 1497 i++;
57871462 1498 }
104df9d3 1499}
9f51b4b9 1500
104df9d3 1501static void invalidate_block(struct block_info *block)
1502{
1503 u_int i;
f76eeef9 1504
104df9d3 1505 block->is_dirty = 1;
b7ad2f2c 1506 unlink_jumps_vaddr_range(block->start, block->start + block->len);
104df9d3 1507 for (i = 0; i < block->jump_in_cnt; i++)
1508 hash_table_remove(block->jump_in[i].vaddr);
57871462 1509}
9be4ba64 1510
104df9d3 1511static int invalidate_range(u_int start, u_int end,
1512 u32 *inv_start_ret, u32 *inv_end_ret)
9be4ba64 1513{
3280e616 1514 struct block_info *last_block = NULL;
104df9d3 1515 u_int start_page = get_page_prev(start);
1516 u_int end_page = get_page(end - 1);
1517 u_int start_m = pmmask(start);
ab4377be 1518 u_int end_m = pmmask(end - 1);
104df9d3 1519 u_int inv_start, inv_end;
1520 u_int blk_start_m, blk_end_m;
1521 u_int page;
1522 int hit = 0;
1523
1524 // additional area without code (to supplement invalid_code[]), [start, end)
9b495f6e 1525 // avoids excessive ndrc_write_invalidate*() calls
104df9d3 1526 inv_start = start_m & ~0xfff;
1527 inv_end = end_m | 0xfff;
1528
1529 for (page = start_page; page <= end_page; page++) {
1530 struct block_info *block;
1531 for (block = blocks[page]; block != NULL; block = block->next) {
1532 if (block->is_dirty)
1533 continue;
3280e616 1534 last_block = block;
104df9d3 1535 blk_end_m = pmmask(block->start + block->len);
1536 if (blk_end_m <= start_m) {
1537 inv_start = max(inv_start, blk_end_m);
1538 continue;
1539 }
1540 blk_start_m = pmmask(block->start);
1541 if (end_m <= blk_start_m) {
1542 inv_end = min(inv_end, blk_start_m - 1);
1543 continue;
9be4ba64 1544 }
104df9d3 1545 if (!block->source) // "hack" block - leave it alone
1546 continue;
1547
1548 hit++;
1549 invalidate_block(block);
1550 stat_inc(stat_inv_hits);
9be4ba64 1551 }
9be4ba64 1552 }
104df9d3 1553
3280e616 1554 if (!hit && last_block && last_block->source) {
1555 // could be some leftover unused block, uselessly trapping writes
1556 last_block->inv_near_misses++;
1557 if (last_block->inv_near_misses > 128) {
1558 invalidate_block(last_block);
1559 stat_inc(stat_inv_hits);
1560 hit++;
1561 }
1562 }
104df9d3 1563 if (hit) {
1564 do_clear_cache();
1565#ifdef USE_MINI_HT
1566 memset(mini_ht, -1, sizeof(mini_ht));
1567#endif
1568 }
3280e616 1569
104df9d3 1570 if (inv_start <= (start_m & ~0xfff) && inv_end >= (start_m | 0xfff))
1571 // the whole page is empty now
1572 mark_invalid_code(start, 1, 1);
1573
1574 if (inv_start_ret) *inv_start_ret = inv_start | (start & 0xe0000000);
1575 if (inv_end_ret) *inv_end_ret = inv_end | (end & 0xe0000000);
1576 return hit;
9be4ba64 1577}
1578
104df9d3 1579void new_dynarec_invalidate_range(unsigned int start, unsigned int end)
1580{
1581 invalidate_range(start, end, NULL, NULL);
1582}
1583
9b495f6e 1584static void ndrc_write_invalidate_many(u_int start, u_int end)
57871462 1585{
9be4ba64 1586 // this check is done by the caller
1587 //if (inv_code_start<=addr&&addr<=inv_code_end) { rhits++; return; }
9b495f6e 1588 int ret = invalidate_range(start, end, &inv_code_start, &inv_code_end);
1589#ifdef INV_DEBUG_W
1590 int invc = invalid_code[start >> 12];
1591 u_int len = end - start;
104df9d3 1592 if (ret)
9b495f6e 1593 printf("INV ADDR: %08x/%02x hit %d blocks\n", start, len, ret);
104df9d3 1594 else
9b495f6e 1595 printf("INV ADDR: %08x/%02x miss, inv %08x-%08x invc %d->%d\n", start, len,
1596 inv_code_start, inv_code_end, invc, invalid_code[start >> 12]);
1597 check_for_block_changes(start, end);
1598#endif
ece032e6 1599 stat_inc(stat_inv_addr_calls);
9b495f6e 1600 (void)ret;
1601}
1602
1603void ndrc_write_invalidate_one(u_int addr)
1604{
1605 ndrc_write_invalidate_many(addr, addr + 4);
57871462 1606}
9be4ba64 1607
dd3a91a1 1608// This is called when loading a save state.
1609// Anything could have changed, so invalidate everything.
104df9d3 1610void new_dynarec_invalidate_all_pages(void)
57871462 1611{
104df9d3 1612 struct block_info *block;
581335b0 1613 u_int page;
104df9d3 1614 for (page = 0; page < ARRAY_SIZE(blocks); page++) {
1615 for (block = blocks[page]; block != NULL; block = block->next) {
1616 if (block->is_dirty)
1617 continue;
1618 if (!block->source) // hack block?
1619 continue;
1620 invalidate_block(block);
1621 }
1622 }
1623
57871462 1624 #ifdef USE_MINI_HT
93c0345b 1625 memset(mini_ht, -1, sizeof(mini_ht));
57871462 1626 #endif
919981d0 1627 do_clear_cache();
57871462 1628}
1629
1630// Add an entry to jump_out after making a link
104df9d3 1631// src should point to code by emit_extjump()
b7ad2f2c 1632void ndrc_add_jump_out(u_int vaddr, void *src)
57871462 1633{
b7ad2f2c 1634 inv_debug("ndrc_add_jump_out: %p -> %x\n", src, vaddr);
1635 u_int page = get_page(vaddr);
1636 struct jump_info *ji;
1637
104df9d3 1638 stat_inc(stat_links);
b7ad2f2c 1639 check_extjump2(src);
1640 ji = jumps[page];
1641 if (ji == NULL) {
1642 ji = malloc(sizeof(*ji) + sizeof(ji->e[0]) * 16);
1643 ji->alloc = 16;
1644 ji->count = 0;
1645 }
1646 else if (ji->count >= ji->alloc) {
1647 ji->alloc += 16;
1648 ji = realloc(ji, sizeof(*ji) + sizeof(ji->e[0]) * ji->alloc);
1649 }
1650 jumps[page] = ji;
1651 ji->e[ji->count].target_vaddr = vaddr;
1652 ji->e[ji->count].stub = src;
1653 ji->count++;
57871462 1654}
1655
8062d65a 1656/* Register allocation */
1657
90f98e7c 1658static void alloc_set(struct regstat *cur, int reg, int hr)
1659{
1660 cur->regmap[hr] = reg;
1661 cur->dirty &= ~(1u << hr);
1662 cur->isconst &= ~(1u << hr);
1663 cur->noevict |= 1u << hr;
1664}
1665
1666static void evict_alloc_reg(struct regstat *cur, int i, int reg, int preferred_hr)
1667{
1668 u_char hsn[MAXREG+1];
1669 int j, r, hr;
1670 memset(hsn, 10, sizeof(hsn));
1671 lsn(hsn, i);
1672 //printf("hsn(%x): %d %d %d %d %d %d %d\n",start+i*4,hsn[cur->regmap[0]&63],hsn[cur->regmap[1]&63],hsn[cur->regmap[2]&63],hsn[cur->regmap[3]&63],hsn[cur->regmap[5]&63],hsn[cur->regmap[6]&63],hsn[cur->regmap[7]&63]);
1673 if(i>0) {
1674 // Don't evict the cycle count at entry points, otherwise the entry
1675 // stub will have to write it.
1676 if(dops[i].bt&&hsn[CCREG]>2) hsn[CCREG]=2;
1677 if (i>1 && hsn[CCREG] > 2 && dops[i-2].is_jump) hsn[CCREG]=2;
1678 for(j=10;j>=3;j--)
1679 {
1680 // Alloc preferred register if available
1681 if (!((cur->noevict >> preferred_hr) & 1)
1682 && hsn[cur->regmap[preferred_hr]] == j)
1683 {
1684 alloc_set(cur, reg, preferred_hr);
1685 return;
1686 }
1687 for(r=1;r<=MAXREG;r++)
1688 {
1689 if(hsn[r]==j&&r!=dops[i-1].rs1&&r!=dops[i-1].rs2&&r!=dops[i-1].rt1&&r!=dops[i-1].rt2) {
1690 for(hr=0;hr<HOST_REGS;hr++) {
1691 if (hr == EXCLUDE_REG || ((cur->noevict >> hr) & 1))
1692 continue;
1693 if(hr!=HOST_CCREG||j<hsn[CCREG]) {
1694 if(cur->regmap[hr]==r) {
1695 alloc_set(cur, reg, hr);
1696 return;
1697 }
1698 }
1699 }
1700 }
1701 }
1702 }
1703 }
1704 for(j=10;j>=0;j--)
1705 {
1706 for(r=1;r<=MAXREG;r++)
1707 {
1708 if(hsn[r]==j) {
1709 for(hr=0;hr<HOST_REGS;hr++) {
1710 if (hr == EXCLUDE_REG || ((cur->noevict >> hr) & 1))
1711 continue;
1712 if(cur->regmap[hr]==r) {
1713 alloc_set(cur, reg, hr);
1714 return;
1715 }
1716 }
1717 }
1718 }
1719 }
1720 SysPrintf("This shouldn't happen (evict_alloc_reg)\n");
1721 abort();
1722}
1723
8062d65a 1724// Note: registers are allocated clean (unmodified state)
1725// if you intend to modify the register, you must call dirty_reg().
1726static void alloc_reg(struct regstat *cur,int i,signed char reg)
1727{
1728 int r,hr;
b7ec323c 1729 int preferred_reg = PREFERRED_REG_FIRST
1730 + reg % (PREFERRED_REG_LAST - PREFERRED_REG_FIRST + 1);
1731 if (reg == CCREG) preferred_reg = HOST_CCREG;
1732 if (reg == PTEMP || reg == FTEMP) preferred_reg = 12;
1733 assert(PREFERRED_REG_FIRST != EXCLUDE_REG && EXCLUDE_REG != HOST_REGS);
53358c1d 1734 assert(reg >= 0);
8062d65a 1735
1736 // Don't allocate unused registers
1737 if((cur->u>>reg)&1) return;
1738
1739 // see if it's already allocated
90f98e7c 1740 if ((hr = get_reg(cur->regmap, reg)) >= 0) {
1741 cur->noevict |= 1u << hr;
53358c1d 1742 return;
90f98e7c 1743 }
8062d65a 1744
1745 // Keep the same mapping if the register was already allocated in a loop
1746 preferred_reg = loop_reg(i,reg,preferred_reg);
1747
1748 // Try to allocate the preferred register
90f98e7c 1749 if (cur->regmap[preferred_reg] == -1) {
1750 alloc_set(cur, reg, preferred_reg);
8062d65a 1751 return;
1752 }
1753 r=cur->regmap[preferred_reg];
1754 assert(r < 64);
1755 if((cur->u>>r)&1) {
90f98e7c 1756 alloc_set(cur, reg, preferred_reg);
8062d65a 1757 return;
1758 }
1759
1760 // Clear any unneeded registers
1761 // We try to keep the mapping consistent, if possible, because it
1762 // makes branches easier (especially loops). So we try to allocate
1763 // first (see above) before removing old mappings. If this is not
1764 // possible then go ahead and clear out the registers that are no
1765 // longer needed.
1766 for(hr=0;hr<HOST_REGS;hr++)
1767 {
1768 r=cur->regmap[hr];
1769 if(r>=0) {
1770 assert(r < 64);
1771 if((cur->u>>r)&1) {cur->regmap[hr]=-1;break;}
1772 }
1773 }
b7ec323c 1774
8062d65a 1775 // Try to allocate any available register, but prefer
1776 // registers that have not been used recently.
b7ec323c 1777 if (i > 0) {
1778 for (hr = PREFERRED_REG_FIRST; ; ) {
1779 if (cur->regmap[hr] < 0) {
1780 int oldreg = regs[i-1].regmap[hr];
1781 if (oldreg < 0 || (oldreg != dops[i-1].rs1 && oldreg != dops[i-1].rs2
1782 && oldreg != dops[i-1].rt1 && oldreg != dops[i-1].rt2))
1783 {
90f98e7c 1784 alloc_set(cur, reg, hr);
8062d65a 1785 return;
1786 }
1787 }
b7ec323c 1788 hr++;
1789 if (hr == EXCLUDE_REG)
1790 hr++;
1791 if (hr == HOST_REGS)
1792 hr = 0;
1793 if (hr == PREFERRED_REG_FIRST)
1794 break;
8062d65a 1795 }
1796 }
b7ec323c 1797
8062d65a 1798 // Try to allocate any available register
b7ec323c 1799 for (hr = PREFERRED_REG_FIRST; ; ) {
1800 if (cur->regmap[hr] < 0) {
90f98e7c 1801 alloc_set(cur, reg, hr);
8062d65a 1802 return;
1803 }
b7ec323c 1804 hr++;
1805 if (hr == EXCLUDE_REG)
1806 hr++;
1807 if (hr == HOST_REGS)
1808 hr = 0;
1809 if (hr == PREFERRED_REG_FIRST)
1810 break;
8062d65a 1811 }
1812
1813 // Ok, now we have to evict someone
1814 // Pick a register we hopefully won't need soon
90f98e7c 1815 evict_alloc_reg(cur, i, reg, preferred_reg);
8062d65a 1816}
1817
1818// Allocate a temporary register. This is done without regard to
1819// dirty status or whether the register we request is on the unneeded list
1820// Note: This will only allocate one register, even if called multiple times
1821static void alloc_reg_temp(struct regstat *cur,int i,signed char reg)
1822{
1823 int r,hr;
8062d65a 1824
1825 // see if it's already allocated
90f98e7c 1826 for (hr = 0; hr < HOST_REGS; hr++)
8062d65a 1827 {
90f98e7c 1828 if (hr != EXCLUDE_REG && cur->regmap[hr] == reg) {
1829 cur->noevict |= 1u << hr;
1830 return;
1831 }
8062d65a 1832 }
1833
1834 // Try to allocate any available register
1835 for(hr=HOST_REGS-1;hr>=0;hr--) {
1836 if(hr!=EXCLUDE_REG&&cur->regmap[hr]==-1) {
90f98e7c 1837 alloc_set(cur, reg, hr);
8062d65a 1838 return;
1839 }
1840 }
1841
1842 // Find an unneeded register
1843 for(hr=HOST_REGS-1;hr>=0;hr--)
1844 {
1845 r=cur->regmap[hr];
1846 if(r>=0) {
1847 assert(r < 64);
1848 if((cur->u>>r)&1) {
1849 if(i==0||((unneeded_reg[i-1]>>r)&1)) {
90f98e7c 1850 alloc_set(cur, reg, hr);
8062d65a 1851 return;
1852 }
1853 }
1854 }
1855 }
1856
1857 // Ok, now we have to evict someone
1858 // Pick a register we hopefully won't need soon
90f98e7c 1859 evict_alloc_reg(cur, i, reg, 0);
8062d65a 1860}
1861
ad49de89 1862static void mov_alloc(struct regstat *current,int i)
57871462 1863{
cf95b4f0 1864 if (dops[i].rs1 == HIREG || dops[i].rs1 == LOREG) {
9a3ccfeb 1865 alloc_cc(current,i); // for stalls
1866 dirty_reg(current,CCREG);
32631e6a 1867 }
1868
57871462 1869 // Note: Don't need to actually alloc the source registers
cf95b4f0 1870 //alloc_reg(current,i,dops[i].rs1);
1871 alloc_reg(current,i,dops[i].rt1);
ad49de89 1872
cf95b4f0 1873 clear_const(current,dops[i].rs1);
1874 clear_const(current,dops[i].rt1);
1875 dirty_reg(current,dops[i].rt1);
57871462 1876}
1877
ad49de89 1878static void shiftimm_alloc(struct regstat *current,int i)
57871462 1879{
cf95b4f0 1880 if(dops[i].opcode2<=0x3) // SLL/SRL/SRA
57871462 1881 {
cf95b4f0 1882 if(dops[i].rt1) {
1883 if(dops[i].rs1&&needed_again(dops[i].rs1,i)) alloc_reg(current,i,dops[i].rs1);
53dc27f6 1884 else dops[i].use_lt1=!!dops[i].rs1;
cf95b4f0 1885 alloc_reg(current,i,dops[i].rt1);
1886 dirty_reg(current,dops[i].rt1);
1887 if(is_const(current,dops[i].rs1)) {
1888 int v=get_const(current,dops[i].rs1);
277718fa 1889 if(dops[i].opcode2==0x00) set_const(current,dops[i].rt1,v<<cinfo[i].imm);
1890 if(dops[i].opcode2==0x02) set_const(current,dops[i].rt1,(u_int)v>>cinfo[i].imm);
1891 if(dops[i].opcode2==0x03) set_const(current,dops[i].rt1,v>>cinfo[i].imm);
dc49e339 1892 }
cf95b4f0 1893 else clear_const(current,dops[i].rt1);
57871462 1894 }
1895 }
dc49e339 1896 else
1897 {
cf95b4f0 1898 clear_const(current,dops[i].rs1);
1899 clear_const(current,dops[i].rt1);
dc49e339 1900 }
1901
cf95b4f0 1902 if(dops[i].opcode2>=0x38&&dops[i].opcode2<=0x3b) // DSLL/DSRL/DSRA
57871462 1903 {
9c45ca93 1904 assert(0);
57871462 1905 }
cf95b4f0 1906 if(dops[i].opcode2==0x3c) // DSLL32
57871462 1907 {
9c45ca93 1908 assert(0);
57871462 1909 }
cf95b4f0 1910 if(dops[i].opcode2==0x3e) // DSRL32
57871462 1911 {
9c45ca93 1912 assert(0);
57871462 1913 }
cf95b4f0 1914 if(dops[i].opcode2==0x3f) // DSRA32
57871462 1915 {
9c45ca93 1916 assert(0);
57871462 1917 }
1918}
1919
ad49de89 1920static void shift_alloc(struct regstat *current,int i)
57871462 1921{
cf95b4f0 1922 if(dops[i].rt1) {
cf95b4f0 1923 if(dops[i].rs1) alloc_reg(current,i,dops[i].rs1);
1924 if(dops[i].rs2) alloc_reg(current,i,dops[i].rs2);
1925 alloc_reg(current,i,dops[i].rt1);
1926 if(dops[i].rt1==dops[i].rs2) {
e1190b87 1927 alloc_reg_temp(current,i,-1);
277718fa 1928 cinfo[i].min_free_regs=1;
e1190b87 1929 }
cf95b4f0 1930 clear_const(current,dops[i].rs1);
1931 clear_const(current,dops[i].rs2);
1932 clear_const(current,dops[i].rt1);
1933 dirty_reg(current,dops[i].rt1);
57871462 1934 }
1935}
1936
ad49de89 1937static void alu_alloc(struct regstat *current,int i)
57871462 1938{
cf95b4f0 1939 if(dops[i].opcode2>=0x20&&dops[i].opcode2<=0x23) { // ADD/ADDU/SUB/SUBU
1940 if(dops[i].rt1) {
1941 if(dops[i].rs1&&dops[i].rs2) {
1942 alloc_reg(current,i,dops[i].rs1);
1943 alloc_reg(current,i,dops[i].rs2);
57871462 1944 }
1945 else {
cf95b4f0 1946 if(dops[i].rs1&&needed_again(dops[i].rs1,i)) alloc_reg(current,i,dops[i].rs1);
1947 if(dops[i].rs2&&needed_again(dops[i].rs2,i)) alloc_reg(current,i,dops[i].rs2);
57871462 1948 }
cf95b4f0 1949 alloc_reg(current,i,dops[i].rt1);
57871462 1950 }
277718fa 1951 if (dops[i].may_except) {
90f98e7c 1952 alloc_cc_optional(current, i); // for exceptions
277718fa 1953 alloc_reg_temp(current, i, -1);
1954 cinfo[i].min_free_regs = 1;
a5cd72d0 1955 }
57871462 1956 }
277718fa 1957 else if(dops[i].opcode2==0x2a||dops[i].opcode2==0x2b) { // SLT/SLTU
cf95b4f0 1958 if(dops[i].rt1) {
1959 alloc_reg(current,i,dops[i].rs1);
1960 alloc_reg(current,i,dops[i].rs2);
1961 alloc_reg(current,i,dops[i].rt1);
57871462 1962 }
57871462 1963 }
277718fa 1964 else if(dops[i].opcode2>=0x24&&dops[i].opcode2<=0x27) { // AND/OR/XOR/NOR
cf95b4f0 1965 if(dops[i].rt1) {
1966 if(dops[i].rs1&&dops[i].rs2) {
1967 alloc_reg(current,i,dops[i].rs1);
1968 alloc_reg(current,i,dops[i].rs2);
57871462 1969 }
1970 else
1971 {
cf95b4f0 1972 if(dops[i].rs1&&needed_again(dops[i].rs1,i)) alloc_reg(current,i,dops[i].rs1);
1973 if(dops[i].rs2&&needed_again(dops[i].rs2,i)) alloc_reg(current,i,dops[i].rs2);
57871462 1974 }
cf95b4f0 1975 alloc_reg(current,i,dops[i].rt1);
57871462 1976 }
1977 }
cf95b4f0 1978 clear_const(current,dops[i].rs1);
1979 clear_const(current,dops[i].rs2);
1980 clear_const(current,dops[i].rt1);
1981 dirty_reg(current,dops[i].rt1);
57871462 1982}
1983
ad49de89 1984static void imm16_alloc(struct regstat *current,int i)
57871462 1985{
cf95b4f0 1986 if(dops[i].rs1&&needed_again(dops[i].rs1,i)) alloc_reg(current,i,dops[i].rs1);
53dc27f6 1987 else dops[i].use_lt1=!!dops[i].rs1;
cf95b4f0 1988 if(dops[i].rt1) alloc_reg(current,i,dops[i].rt1);
a5cd72d0 1989 if(dops[i].opcode==0x0a||dops[i].opcode==0x0b) { // SLTI/SLTIU
cf95b4f0 1990 clear_const(current,dops[i].rs1);
1991 clear_const(current,dops[i].rt1);
57871462 1992 }
cf95b4f0 1993 else if(dops[i].opcode>=0x0c&&dops[i].opcode<=0x0e) { // ANDI/ORI/XORI
1994 if(is_const(current,dops[i].rs1)) {
1995 int v=get_const(current,dops[i].rs1);
277718fa 1996 if(dops[i].opcode==0x0c) set_const(current,dops[i].rt1,v&cinfo[i].imm);
1997 if(dops[i].opcode==0x0d) set_const(current,dops[i].rt1,v|cinfo[i].imm);
1998 if(dops[i].opcode==0x0e) set_const(current,dops[i].rt1,v^cinfo[i].imm);
57871462 1999 }
cf95b4f0 2000 else clear_const(current,dops[i].rt1);
57871462 2001 }
cf95b4f0 2002 else if(dops[i].opcode==0x08||dops[i].opcode==0x09) { // ADDI/ADDIU
2003 if(is_const(current,dops[i].rs1)) {
2004 int v=get_const(current,dops[i].rs1);
277718fa 2005 set_const(current,dops[i].rt1,v+cinfo[i].imm);
57871462 2006 }
cf95b4f0 2007 else clear_const(current,dops[i].rt1);
277718fa 2008 if (dops[i].may_except) {
90f98e7c 2009 alloc_cc_optional(current, i); // for exceptions
277718fa 2010 alloc_reg_temp(current, i, -1);
2011 cinfo[i].min_free_regs = 1;
a5cd72d0 2012 }
57871462 2013 }
2014 else {
277718fa 2015 set_const(current,dops[i].rt1,cinfo[i].imm<<16); // LUI
57871462 2016 }
cf95b4f0 2017 dirty_reg(current,dops[i].rt1);
57871462 2018}
2019
ad49de89 2020static void load_alloc(struct regstat *current,int i)
57871462 2021{
277718fa 2022 int need_temp = 0;
cf95b4f0 2023 clear_const(current,dops[i].rt1);
2024 //if(dops[i].rs1!=dops[i].rt1&&needed_again(dops[i].rs1,i)) clear_const(current,dops[i].rs1); // Does this help or hurt?
2025 if(!dops[i].rs1) current->u&=~1LL; // Allow allocating r0 if it's the source register
37387d8b 2026 if (needed_again(dops[i].rs1, i))
2027 alloc_reg(current, i, dops[i].rs1);
2028 if (ram_offset)
2029 alloc_reg(current, i, ROREG);
277718fa 2030 if (dops[i].may_except) {
90f98e7c 2031 alloc_cc_optional(current, i); // for exceptions
277718fa 2032 need_temp = 1;
2033 }
cf95b4f0 2034 if(dops[i].rt1&&!((current->u>>dops[i].rt1)&1)) {
2035 alloc_reg(current,i,dops[i].rt1);
a5cd72d0 2036 assert(get_reg_w(current->regmap, dops[i].rt1)>=0);
cf95b4f0 2037 dirty_reg(current,dops[i].rt1);
57871462 2038 // LWL/LWR need a temporary register for the old value
cf95b4f0 2039 if(dops[i].opcode==0x22||dops[i].opcode==0x26)
57871462 2040 {
2041 alloc_reg(current,i,FTEMP);
277718fa 2042 need_temp = 1;
57871462 2043 }
2044 }
2045 else
2046 {
373d1d07 2047 // Load to r0 or unneeded register (dummy load)
57871462 2048 // but we still need a register to calculate the address
cf95b4f0 2049 if(dops[i].opcode==0x22||dops[i].opcode==0x26)
535d208a 2050 alloc_reg(current,i,FTEMP); // LWL/LWR need another temporary
277718fa 2051 need_temp = 1;
2052 }
2053 if (need_temp) {
2054 alloc_reg_temp(current, i, -1);
2055 cinfo[i].min_free_regs = 1;
57871462 2056 }
2057}
2058
90f98e7c 2059// this may eat up to 7 registers
2060static void store_alloc(struct regstat *current, int i)
57871462 2061{
cf95b4f0 2062 clear_const(current,dops[i].rs2);
2063 if(!(dops[i].rs2)) current->u&=~1LL; // Allow allocating r0 if necessary
2064 if(needed_again(dops[i].rs1,i)) alloc_reg(current,i,dops[i].rs1);
2065 alloc_reg(current,i,dops[i].rs2);
37387d8b 2066 if (ram_offset)
2067 alloc_reg(current, i, ROREG);
57871462 2068 #if defined(HOST_IMM8)
2069 // On CPUs without 32-bit immediates we need a pointer to invalid_code
37387d8b 2070 alloc_reg(current, i, INVCP);
57871462 2071 #endif
277718fa 2072 if (dops[i].opcode == 0x2a || dops[i].opcode == 0x2e) { // SWL/SWL
57871462 2073 alloc_reg(current,i,FTEMP);
2074 }
90f98e7c 2075 if (dops[i].may_except)
2076 alloc_cc_optional(current, i); // for exceptions
57871462 2077 // We need a temporary register for address generation
2078 alloc_reg_temp(current,i,-1);
277718fa 2079 cinfo[i].min_free_regs=1;
57871462 2080}
2081
90f98e7c 2082static void c2ls_alloc(struct regstat *current, int i)
b9b61529 2083{
cf95b4f0 2084 clear_const(current,dops[i].rt1);
2085 if(needed_again(dops[i].rs1,i)) alloc_reg(current,i,dops[i].rs1);
b9b61529 2086 alloc_reg(current,i,FTEMP);
37387d8b 2087 if (ram_offset)
2088 alloc_reg(current, i, ROREG);
b9b61529 2089 #if defined(HOST_IMM8)
2090 // On CPUs without 32-bit immediates we need a pointer to invalid_code
37387d8b 2091 if (dops[i].opcode == 0x3a) // SWC2
b9b61529 2092 alloc_reg(current,i,INVCP);
2093 #endif
90f98e7c 2094 if (dops[i].may_except)
2095 alloc_cc_optional(current, i); // for exceptions
b9b61529 2096 // We need a temporary register for address generation
2097 alloc_reg_temp(current,i,-1);
277718fa 2098 cinfo[i].min_free_regs=1;
b9b61529 2099}
2100
57871462 2101#ifndef multdiv_alloc
4149788d 2102static void multdiv_alloc(struct regstat *current,int i)
57871462 2103{
2104 // case 0x18: MULT
2105 // case 0x19: MULTU
2106 // case 0x1A: DIV
2107 // case 0x1B: DIVU
cf95b4f0 2108 clear_const(current,dops[i].rs1);
2109 clear_const(current,dops[i].rs2);
32631e6a 2110 alloc_cc(current,i); // for stalls
90f98e7c 2111 dirty_reg(current,CCREG);
cf95b4f0 2112 if(dops[i].rs1&&dops[i].rs2)
57871462 2113 {
57871462 2114 current->u&=~(1LL<<HIREG);
2115 current->u&=~(1LL<<LOREG);
2116 alloc_reg(current,i,HIREG);
2117 alloc_reg(current,i,LOREG);
cf95b4f0 2118 alloc_reg(current,i,dops[i].rs1);
2119 alloc_reg(current,i,dops[i].rs2);
57871462 2120 dirty_reg(current,HIREG);
2121 dirty_reg(current,LOREG);
57871462 2122 }
2123 else
2124 {
2125 // Multiply by zero is zero.
2126 // MIPS does not have a divide by zero exception.
57871462 2127 alloc_reg(current,i,HIREG);
2128 alloc_reg(current,i,LOREG);
57871462 2129 dirty_reg(current,HIREG);
2130 dirty_reg(current,LOREG);
de6dbc52 2131 if (dops[i].rs1 && ((dops[i].opcode2 & 0x3e) == 0x1a)) // div(u) 0
2132 alloc_reg(current, i, dops[i].rs1);
57871462 2133 }
2134}
2135#endif
2136
4149788d 2137static void cop0_alloc(struct regstat *current,int i)
57871462 2138{
cf95b4f0 2139 if(dops[i].opcode2==0) // MFC0
57871462 2140 {
cf95b4f0 2141 if(dops[i].rt1) {
2142 clear_const(current,dops[i].rt1);
cf95b4f0 2143 alloc_reg(current,i,dops[i].rt1);
2144 dirty_reg(current,dops[i].rt1);
57871462 2145 }
2146 }
cf95b4f0 2147 else if(dops[i].opcode2==4) // MTC0
57871462 2148 {
de6dbc52 2149 if (((source[i]>>11)&0x1e) == 12) {
2150 alloc_cc(current, i);
2151 dirty_reg(current, CCREG);
2152 }
cf95b4f0 2153 if(dops[i].rs1){
2154 clear_const(current,dops[i].rs1);
2155 alloc_reg(current,i,dops[i].rs1);
57871462 2156 alloc_all(current,i);
2157 }
2158 else {
2159 alloc_all(current,i); // FIXME: Keep r0
2160 current->u&=~1LL;
2161 alloc_reg(current,i,0);
2162 }
277718fa 2163 cinfo[i].min_free_regs = HOST_REGS;
57871462 2164 }
a5cd72d0 2165}
2166
2167static void rfe_alloc(struct regstat *current, int i)
2168{
2169 alloc_all(current, i);
277718fa 2170 cinfo[i].min_free_regs = HOST_REGS;
57871462 2171}
2172
81dbbf4c 2173static void cop2_alloc(struct regstat *current,int i)
57871462 2174{
cf95b4f0 2175 if (dops[i].opcode2 < 3) // MFC2/CFC2
57871462 2176 {
81dbbf4c 2177 alloc_cc(current,i); // for stalls
2178 dirty_reg(current,CCREG);
cf95b4f0 2179 if(dops[i].rt1){
2180 clear_const(current,dops[i].rt1);
2181 alloc_reg(current,i,dops[i].rt1);
2182 dirty_reg(current,dops[i].rt1);
57871462 2183 }
57871462 2184 }
cf95b4f0 2185 else if (dops[i].opcode2 > 3) // MTC2/CTC2
57871462 2186 {
cf95b4f0 2187 if(dops[i].rs1){
2188 clear_const(current,dops[i].rs1);
2189 alloc_reg(current,i,dops[i].rs1);
57871462 2190 }
2191 else {
2192 current->u&=~1LL;
2193 alloc_reg(current,i,0);
57871462 2194 }
2195 }
81dbbf4c 2196 alloc_reg_temp(current,i,-1);
277718fa 2197 cinfo[i].min_free_regs=1;
57871462 2198}
00fa9369 2199
4149788d 2200static void c2op_alloc(struct regstat *current,int i)
b9b61529 2201{
81dbbf4c 2202 alloc_cc(current,i); // for stalls
2203 dirty_reg(current,CCREG);
b9b61529 2204 alloc_reg_temp(current,i,-1);
2205}
57871462 2206
4149788d 2207static void syscall_alloc(struct regstat *current,int i)
57871462 2208{
2209 alloc_cc(current,i);
2210 dirty_reg(current,CCREG);
2211 alloc_all(current,i);
277718fa 2212 cinfo[i].min_free_regs=HOST_REGS;
57871462 2213 current->isconst=0;
2214}
2215
4149788d 2216static void delayslot_alloc(struct regstat *current,int i)
57871462 2217{
cf95b4f0 2218 switch(dops[i].itype) {
57871462 2219 case UJUMP:
2220 case CJUMP:
2221 case SJUMP:
2222 case RJUMP:
57871462 2223 case SYSCALL:
7139f3c8 2224 case HLECALL:
57871462 2225 case IMM16:
2226 imm16_alloc(current,i);
2227 break;
2228 case LOAD:
2229 case LOADLR:
2230 load_alloc(current,i);
2231 break;
2232 case STORE:
2233 case STORELR:
2234 store_alloc(current,i);
2235 break;
2236 case ALU:
2237 alu_alloc(current,i);
2238 break;
2239 case SHIFT:
2240 shift_alloc(current,i);
2241 break;
2242 case MULTDIV:
2243 multdiv_alloc(current,i);
2244 break;
2245 case SHIFTIMM:
2246 shiftimm_alloc(current,i);
2247 break;
2248 case MOV:
2249 mov_alloc(current,i);
2250 break;
2251 case COP0:
2252 cop0_alloc(current,i);
2253 break;
a5cd72d0 2254 case RFE:
2255 rfe_alloc(current,i);
81dbbf4c 2256 break;
b9b61529 2257 case COP2:
81dbbf4c 2258 cop2_alloc(current,i);
57871462 2259 break;
b9b61529 2260 case C2LS:
2261 c2ls_alloc(current,i);
2262 break;
b9b61529 2263 case C2OP:
2264 c2op_alloc(current,i);
2265 break;
57871462 2266 }
2267}
2268
b14b6a8f 2269static void add_stub(enum stub_type type, void *addr, void *retaddr,
2270 u_int a, uintptr_t b, uintptr_t c, u_int d, u_int e)
2271{
d1e4ebd9 2272 assert(stubcount < ARRAY_SIZE(stubs));
b14b6a8f 2273 stubs[stubcount].type = type;
2274 stubs[stubcount].addr = addr;
2275 stubs[stubcount].retaddr = retaddr;
2276 stubs[stubcount].a = a;
2277 stubs[stubcount].b = b;
2278 stubs[stubcount].c = c;
2279 stubs[stubcount].d = d;
2280 stubs[stubcount].e = e;
57871462 2281 stubcount++;
2282}
2283
b14b6a8f 2284static void add_stub_r(enum stub_type type, void *addr, void *retaddr,
81dbbf4c 2285 int i, int addr_reg, const struct regstat *i_regs, int ccadj, u_int reglist)
b14b6a8f 2286{
2287 add_stub(type, addr, retaddr, i, addr_reg, (uintptr_t)i_regs, ccadj, reglist);
2288}
2289
57871462 2290// Write out a single register
2330734f 2291static void wb_register(signed char r, const signed char regmap[], uint64_t dirty)
57871462 2292{
2293 int hr;
2294 for(hr=0;hr<HOST_REGS;hr++) {
2295 if(hr!=EXCLUDE_REG) {
9de8a0c3 2296 if(regmap[hr]==r) {
57871462 2297 if((dirty>>hr)&1) {
ad49de89 2298 assert(regmap[hr]<64);
2299 emit_storereg(r,hr);
57871462 2300 }
2301 }
2302 }
2303 }
2304}
2305
8062d65a 2306static void wb_valid(signed char pre[],signed char entry[],u_int dirty_pre,u_int dirty,uint64_t u)
2307{
2308 //if(dirty_pre==dirty) return;
53358c1d 2309 int hr, r;
2310 for (hr = 0; hr < HOST_REGS; hr++) {
2311 r = pre[hr];
2312 if (r < 1 || r > 33 || ((u >> r) & 1))
2313 continue;
2314 if (((dirty_pre & ~dirty) >> hr) & 1)
2315 emit_storereg(r, hr);
8062d65a 2316 }
2317}
2318
687b4580 2319// trashes r2
2320static void pass_args(int a0, int a1)
2321{
2322 if(a0==1&&a1==0) {
2323 // must swap
2324 emit_mov(a0,2); emit_mov(a1,1); emit_mov(2,0);
2325 }
2326 else if(a0!=0&&a1==0) {
2327 emit_mov(a1,1);
2328 if (a0>=0) emit_mov(a0,0);
2329 }
2330 else {
2331 if(a0>=0&&a0!=0) emit_mov(a0,0);
2332 if(a1>=0&&a1!=1) emit_mov(a1,1);
2333 }
2334}
2335
a5cd72d0 2336static void alu_assemble(int i, const struct regstat *i_regs, int ccadj_)
57871462 2337{
cf95b4f0 2338 if(dops[i].opcode2>=0x20&&dops[i].opcode2<=0x23) { // ADD/ADDU/SUB/SUBU
a5cd72d0 2339 int do_oflow = dops[i].may_except; // ADD/SUB with exceptions enabled
2340 if (dops[i].rt1 || do_oflow) {
2341 int do_exception_check = 0;
2342 signed char s1, s2, t, tmp;
2343 t = get_reg_w(i_regs->regmap, dops[i].rt1);
2344 tmp = get_reg_temp(i_regs->regmap);
277718fa 2345 if (do_oflow)
2346 assert(tmp >= 0);
90f98e7c 2347 if (t < 0 && do_oflow)
2348 t = tmp;
a5cd72d0 2349 if (t >= 0) {
2350 s1 = get_reg(i_regs->regmap, dops[i].rs1);
2351 s2 = get_reg(i_regs->regmap, dops[i].rs2);
2352 if (dops[i].rs1 && dops[i].rs2) {
57871462 2353 assert(s1>=0);
2354 assert(s2>=0);
a5cd72d0 2355 if (dops[i].opcode2 & 2) {
2356 if (do_oflow) {
2357 emit_subs(s1, s2, tmp);
2358 do_exception_check = 1;
2359 }
2360 else
2361 emit_sub(s1,s2,t);
2362 }
2363 else {
2364 if (do_oflow) {
2365 emit_adds(s1, s2, tmp);
2366 do_exception_check = 1;
2367 }
2368 else
2369 emit_add(s1,s2,t);
2370 }
57871462 2371 }
cf95b4f0 2372 else if(dops[i].rs1) {
57871462 2373 if(s1>=0) emit_mov(s1,t);
cf95b4f0 2374 else emit_loadreg(dops[i].rs1,t);
57871462 2375 }
cf95b4f0 2376 else if(dops[i].rs2) {
a5cd72d0 2377 if (s2 < 0) {
2378 emit_loadreg(dops[i].rs2, t);
2379 s2 = t;
57871462 2380 }
a5cd72d0 2381 if (dops[i].opcode2 & 2) {
2382 if (do_oflow) {
2383 emit_negs(s2, tmp);
2384 do_exception_check = 1;
2385 }
2386 else
2387 emit_neg(s2, t);
57871462 2388 }
a5cd72d0 2389 else if (s2 != t)
2390 emit_mov(s2, t);
57871462 2391 }
a5cd72d0 2392 else
2393 emit_zeroreg(t);
2394 }
2395 if (do_exception_check) {
2396 void *jaddr = out;
2397 emit_jo(0);
2398 if (t >= 0 && tmp != t)
2399 emit_mov(tmp, t);
2400 add_stub_r(OVERFLOW_STUB, jaddr, out, i, 0, i_regs, ccadj_, 0);
57871462 2401 }
2402 }
2403 }
a5cd72d0 2404 else if(dops[i].opcode2==0x2a||dops[i].opcode2==0x2b) { // SLT/SLTU
cf95b4f0 2405 if(dops[i].rt1) {
ad49de89 2406 signed char s1l,s2l,t;
57871462 2407 {
a5cd72d0 2408 t=get_reg_w(i_regs->regmap, dops[i].rt1);
57871462 2409 //assert(t>=0);
2410 if(t>=0) {
cf95b4f0 2411 s1l=get_reg(i_regs->regmap,dops[i].rs1);
2412 s2l=get_reg(i_regs->regmap,dops[i].rs2);
2413 if(dops[i].rs2==0) // rx<r0
57871462 2414 {
cf95b4f0 2415 if(dops[i].opcode2==0x2a&&dops[i].rs1!=0) { // SLT
06e425d7 2416 assert(s1l>=0);
57871462 2417 emit_shrimm(s1l,31,t);
06e425d7 2418 }
2419 else // SLTU (unsigned can not be less than zero, 0<0)
57871462 2420 emit_zeroreg(t);
2421 }
cf95b4f0 2422 else if(dops[i].rs1==0) // r0<rx
57871462 2423 {
2424 assert(s2l>=0);
cf95b4f0 2425 if(dops[i].opcode2==0x2a) // SLT
57871462 2426 emit_set_gz32(s2l,t);
2427 else // SLTU (set if not zero)
2428 emit_set_nz32(s2l,t);
2429 }
2430 else{
2431 assert(s1l>=0);assert(s2l>=0);
cf95b4f0 2432 if(dops[i].opcode2==0x2a) // SLT
57871462 2433 emit_set_if_less32(s1l,s2l,t);
2434 else // SLTU
2435 emit_set_if_carry32(s1l,s2l,t);
2436 }
2437 }
2438 }
2439 }
2440 }
a5cd72d0 2441 else if(dops[i].opcode2>=0x24&&dops[i].opcode2<=0x27) { // AND/OR/XOR/NOR
cf95b4f0 2442 if(dops[i].rt1) {
ad49de89 2443 signed char s1l,s2l,tl;
a5cd72d0 2444 tl=get_reg_w(i_regs->regmap, dops[i].rt1);
57871462 2445 {
57871462 2446 if(tl>=0) {
cf95b4f0 2447 s1l=get_reg(i_regs->regmap,dops[i].rs1);
2448 s2l=get_reg(i_regs->regmap,dops[i].rs2);
2449 if(dops[i].rs1&&dops[i].rs2) {
57871462 2450 assert(s1l>=0);
2451 assert(s2l>=0);
cf95b4f0 2452 if(dops[i].opcode2==0x24) { // AND
57871462 2453 emit_and(s1l,s2l,tl);
2454 } else
cf95b4f0 2455 if(dops[i].opcode2==0x25) { // OR
57871462 2456 emit_or(s1l,s2l,tl);
2457 } else
cf95b4f0 2458 if(dops[i].opcode2==0x26) { // XOR
57871462 2459 emit_xor(s1l,s2l,tl);
2460 } else
cf95b4f0 2461 if(dops[i].opcode2==0x27) { // NOR
57871462 2462 emit_or(s1l,s2l,tl);
2463 emit_not(tl,tl);
2464 }
2465 }
2466 else
2467 {
cf95b4f0 2468 if(dops[i].opcode2==0x24) { // AND
57871462 2469 emit_zeroreg(tl);
2470 } else
cf95b4f0 2471 if(dops[i].opcode2==0x25||dops[i].opcode2==0x26) { // OR/XOR
2472 if(dops[i].rs1){
57871462 2473 if(s1l>=0) emit_mov(s1l,tl);
cf95b4f0 2474 else emit_loadreg(dops[i].rs1,tl); // CHECK: regmap_entry?
57871462 2475 }
2476 else
cf95b4f0 2477 if(dops[i].rs2){
57871462 2478 if(s2l>=0) emit_mov(s2l,tl);
cf95b4f0 2479 else emit_loadreg(dops[i].rs2,tl); // CHECK: regmap_entry?
57871462 2480 }
2481 else emit_zeroreg(tl);
2482 } else
cf95b4f0 2483 if(dops[i].opcode2==0x27) { // NOR
2484 if(dops[i].rs1){
57871462 2485 if(s1l>=0) emit_not(s1l,tl);
2486 else {
cf95b4f0 2487 emit_loadreg(dops[i].rs1,tl);
57871462 2488 emit_not(tl,tl);
2489 }
2490 }
2491 else
cf95b4f0 2492 if(dops[i].rs2){
57871462 2493 if(s2l>=0) emit_not(s2l,tl);
2494 else {
cf95b4f0 2495 emit_loadreg(dops[i].rs2,tl);
57871462 2496 emit_not(tl,tl);
2497 }
2498 }
2499 else emit_movimm(-1,tl);
2500 }
2501 }
2502 }
2503 }
2504 }
2505 }
2506}
2507
a5cd72d0 2508static void imm16_assemble(int i, const struct regstat *i_regs, int ccadj_)
57871462 2509{
cf95b4f0 2510 if (dops[i].opcode==0x0f) { // LUI
2511 if(dops[i].rt1) {
57871462 2512 signed char t;
a5cd72d0 2513 t=get_reg_w(i_regs->regmap, dops[i].rt1);
57871462 2514 //assert(t>=0);
2515 if(t>=0) {
2516 if(!((i_regs->isconst>>t)&1))
277718fa 2517 emit_movimm(cinfo[i].imm<<16,t);
57871462 2518 }
2519 }
2520 }
cf95b4f0 2521 if(dops[i].opcode==0x08||dops[i].opcode==0x09) { // ADDI/ADDIU
277718fa 2522 int is_addi = dops[i].may_except;
a5cd72d0 2523 if (dops[i].rt1 || is_addi) {
2524 signed char s, t, tmp;
2525 t=get_reg_w(i_regs->regmap, dops[i].rt1);
cf95b4f0 2526 s=get_reg(i_regs->regmap,dops[i].rs1);
2527 if(dops[i].rs1) {
a5cd72d0 2528 tmp = get_reg_temp(i_regs->regmap);
2529 if (is_addi) {
2530 assert(tmp >= 0);
2531 if (t < 0) t = tmp;
2532 }
57871462 2533 if(t>=0) {
2534 if(!((i_regs->isconst>>t)&1)) {
a5cd72d0 2535 int sum, do_exception_check = 0;
2536 if (s < 0) {
cf95b4f0 2537 if(i_regs->regmap_entry[t]!=dops[i].rs1) emit_loadreg(dops[i].rs1,t);
a5cd72d0 2538 if (is_addi) {
277718fa 2539 emit_addimm_and_set_flags3(t, cinfo[i].imm, tmp);
a5cd72d0 2540 do_exception_check = 1;
2541 }
57871462 2542 else
277718fa 2543 emit_addimm(t, cinfo[i].imm, t);
a5cd72d0 2544 } else {
2545 if (!((i_regs->wasconst >> s) & 1)) {
2546 if (is_addi) {
277718fa 2547 emit_addimm_and_set_flags3(s, cinfo[i].imm, tmp);
a5cd72d0 2548 do_exception_check = 1;
2549 }
2550 else
277718fa 2551 emit_addimm(s, cinfo[i].imm, t);
a5cd72d0 2552 }
2553 else {
277718fa 2554 int oflow = add_overflow(constmap[i][s], cinfo[i].imm, sum);
a5cd72d0 2555 if (is_addi && oflow)
2556 do_exception_check = 2;
2557 else
2558 emit_movimm(sum, t);
2559 }
2560 }
2561 if (do_exception_check) {
2562 void *jaddr = out;
2563 if (do_exception_check == 2)
2564 emit_jmp(0);
2565 else {
2566 emit_jo(0);
2567 if (tmp != t)
2568 emit_mov(tmp, t);
2569 }
2570 add_stub_r(OVERFLOW_STUB, jaddr, out, i, 0, i_regs, ccadj_, 0);
57871462 2571 }
2572 }
2573 }
2574 } else {
2575 if(t>=0) {
2576 if(!((i_regs->isconst>>t)&1))
277718fa 2577 emit_movimm(cinfo[i].imm,t);
57871462 2578 }
2579 }
2580 }
2581 }
cf95b4f0 2582 else if(dops[i].opcode==0x0a||dops[i].opcode==0x0b) { // SLTI/SLTIU
2583 if(dops[i].rt1) {
2584 //assert(dops[i].rs1!=0); // r0 might be valid, but it's probably a bug
ad49de89 2585 signed char sl,t;
a5cd72d0 2586 t=get_reg_w(i_regs->regmap, dops[i].rt1);
cf95b4f0 2587 sl=get_reg(i_regs->regmap,dops[i].rs1);
57871462 2588 //assert(t>=0);
2589 if(t>=0) {
cf95b4f0 2590 if(dops[i].rs1>0) {
2591 if(dops[i].opcode==0x0a) { // SLTI
57871462 2592 if(sl<0) {
cf95b4f0 2593 if(i_regs->regmap_entry[t]!=dops[i].rs1) emit_loadreg(dops[i].rs1,t);
277718fa 2594 emit_slti32(t,cinfo[i].imm,t);
57871462 2595 }else{
277718fa 2596 emit_slti32(sl,cinfo[i].imm,t);
57871462 2597 }
2598 }
2599 else { // SLTIU
2600 if(sl<0) {
cf95b4f0 2601 if(i_regs->regmap_entry[t]!=dops[i].rs1) emit_loadreg(dops[i].rs1,t);
277718fa 2602 emit_sltiu32(t,cinfo[i].imm,t);
57871462 2603 }else{
277718fa 2604 emit_sltiu32(sl,cinfo[i].imm,t);
57871462 2605 }
2606 }
57871462 2607 }else{
2608 // SLTI(U) with r0 is just stupid,
2609 // nonetheless examples can be found
cf95b4f0 2610 if(dops[i].opcode==0x0a) // SLTI
277718fa 2611 if(0<cinfo[i].imm) emit_movimm(1,t);
57871462 2612 else emit_zeroreg(t);
2613 else // SLTIU
2614 {
277718fa 2615 if(cinfo[i].imm) emit_movimm(1,t);
57871462 2616 else emit_zeroreg(t);
2617 }
2618 }
2619 }
2620 }
2621 }
cf95b4f0 2622 else if(dops[i].opcode>=0x0c&&dops[i].opcode<=0x0e) { // ANDI/ORI/XORI
2623 if(dops[i].rt1) {
7c3a5182 2624 signed char sl,tl;
a5cd72d0 2625 tl=get_reg_w(i_regs->regmap, dops[i].rt1);
cf95b4f0 2626 sl=get_reg(i_regs->regmap,dops[i].rs1);
57871462 2627 if(tl>=0 && !((i_regs->isconst>>tl)&1)) {
cf95b4f0 2628 if(dops[i].opcode==0x0c) //ANDI
57871462 2629 {
cf95b4f0 2630 if(dops[i].rs1) {
57871462 2631 if(sl<0) {
cf95b4f0 2632 if(i_regs->regmap_entry[tl]!=dops[i].rs1) emit_loadreg(dops[i].rs1,tl);
277718fa 2633 emit_andimm(tl,cinfo[i].imm,tl);
57871462 2634 }else{
2635 if(!((i_regs->wasconst>>sl)&1))
277718fa 2636 emit_andimm(sl,cinfo[i].imm,tl);
57871462 2637 else
277718fa 2638 emit_movimm(constmap[i][sl]&cinfo[i].imm,tl);
57871462 2639 }
2640 }
2641 else
2642 emit_zeroreg(tl);
57871462 2643 }
2644 else
2645 {
cf95b4f0 2646 if(dops[i].rs1) {
57871462 2647 if(sl<0) {
cf95b4f0 2648 if(i_regs->regmap_entry[tl]!=dops[i].rs1) emit_loadreg(dops[i].rs1,tl);
57871462 2649 }
cf95b4f0 2650 if(dops[i].opcode==0x0d) { // ORI
581335b0 2651 if(sl<0) {
277718fa 2652 emit_orimm(tl,cinfo[i].imm,tl);
581335b0 2653 }else{
2654 if(!((i_regs->wasconst>>sl)&1))
277718fa 2655 emit_orimm(sl,cinfo[i].imm,tl);
581335b0 2656 else
277718fa 2657 emit_movimm(constmap[i][sl]|cinfo[i].imm,tl);
581335b0 2658 }
57871462 2659 }
cf95b4f0 2660 if(dops[i].opcode==0x0e) { // XORI
581335b0 2661 if(sl<0) {
277718fa 2662 emit_xorimm(tl,cinfo[i].imm,tl);
581335b0 2663 }else{
2664 if(!((i_regs->wasconst>>sl)&1))
277718fa 2665 emit_xorimm(sl,cinfo[i].imm,tl);
581335b0 2666 else
277718fa 2667 emit_movimm(constmap[i][sl]^cinfo[i].imm,tl);
581335b0 2668 }
57871462 2669 }
2670 }
2671 else {
277718fa 2672 emit_movimm(cinfo[i].imm,tl);
57871462 2673 }
2674 }
2675 }
2676 }
2677 }
2678}
2679
2330734f 2680static void shiftimm_assemble(int i, const struct regstat *i_regs)
57871462 2681{
cf95b4f0 2682 if(dops[i].opcode2<=0x3) // SLL/SRL/SRA
57871462 2683 {
cf95b4f0 2684 if(dops[i].rt1) {
57871462 2685 signed char s,t;
a5cd72d0 2686 t=get_reg_w(i_regs->regmap, dops[i].rt1);
cf95b4f0 2687 s=get_reg(i_regs->regmap,dops[i].rs1);
57871462 2688 //assert(t>=0);
dc49e339 2689 if(t>=0&&!((i_regs->isconst>>t)&1)){
cf95b4f0 2690 if(dops[i].rs1==0)
57871462 2691 {
2692 emit_zeroreg(t);
2693 }
2694 else
2695 {
cf95b4f0 2696 if(s<0&&i_regs->regmap_entry[t]!=dops[i].rs1) emit_loadreg(dops[i].rs1,t);
277718fa 2697 if(cinfo[i].imm) {
cf95b4f0 2698 if(dops[i].opcode2==0) // SLL
57871462 2699 {
277718fa 2700 emit_shlimm(s<0?t:s,cinfo[i].imm,t);
57871462 2701 }
cf95b4f0 2702 if(dops[i].opcode2==2) // SRL
57871462 2703 {
277718fa 2704 emit_shrimm(s<0?t:s,cinfo[i].imm,t);
57871462 2705 }
cf95b4f0 2706 if(dops[i].opcode2==3) // SRA
57871462 2707 {
277718fa 2708 emit_sarimm(s<0?t:s,cinfo[i].imm,t);
57871462 2709 }
2710 }else{
2711 // Shift by zero
2712 if(s>=0 && s!=t) emit_mov(s,t);
2713 }
2714 }
2715 }
cf95b4f0 2716 //emit_storereg(dops[i].rt1,t); //DEBUG
57871462 2717 }
2718 }
cf95b4f0 2719 if(dops[i].opcode2>=0x38&&dops[i].opcode2<=0x3b) // DSLL/DSRL/DSRA
57871462 2720 {
9c45ca93 2721 assert(0);
57871462 2722 }
cf95b4f0 2723 if(dops[i].opcode2==0x3c) // DSLL32
57871462 2724 {
9c45ca93 2725 assert(0);
57871462 2726 }
cf95b4f0 2727 if(dops[i].opcode2==0x3e) // DSRL32
57871462 2728 {
9c45ca93 2729 assert(0);
57871462 2730 }
cf95b4f0 2731 if(dops[i].opcode2==0x3f) // DSRA32
57871462 2732 {
9c45ca93 2733 assert(0);
57871462 2734 }
2735}
2736
2737#ifndef shift_assemble
2330734f 2738static void shift_assemble(int i, const struct regstat *i_regs)
57871462 2739{
3968e69e 2740 signed char s,t,shift;
cf95b4f0 2741 if (dops[i].rt1 == 0)
3968e69e 2742 return;
cf95b4f0 2743 assert(dops[i].opcode2<=0x07); // SLLV/SRLV/SRAV
2744 t = get_reg(i_regs->regmap, dops[i].rt1);
2745 s = get_reg(i_regs->regmap, dops[i].rs1);
2746 shift = get_reg(i_regs->regmap, dops[i].rs2);
3968e69e 2747 if (t < 0)
2748 return;
2749
cf95b4f0 2750 if(dops[i].rs1==0)
3968e69e 2751 emit_zeroreg(t);
cf95b4f0 2752 else if(dops[i].rs2==0) {
3968e69e 2753 assert(s>=0);
2754 if(s!=t) emit_mov(s,t);
2755 }
2756 else {
2757 host_tempreg_acquire();
2758 emit_andimm(shift,31,HOST_TEMPREG);
cf95b4f0 2759 switch(dops[i].opcode2) {
3968e69e 2760 case 4: // SLLV
2761 emit_shl(s,HOST_TEMPREG,t);
2762 break;
2763 case 6: // SRLV
2764 emit_shr(s,HOST_TEMPREG,t);
2765 break;
2766 case 7: // SRAV
2767 emit_sar(s,HOST_TEMPREG,t);
2768 break;
2769 default:
2770 assert(0);
2771 }
2772 host_tempreg_release();
2773 }
57871462 2774}
3968e69e 2775
57871462 2776#endif
2777
8062d65a 2778enum {
2779 MTYPE_8000 = 0,
2780 MTYPE_8020,
2781 MTYPE_0000,
2782 MTYPE_A000,
2783 MTYPE_1F80,
2784};
2785
2786static int get_ptr_mem_type(u_int a)
2787{
2788 if(a < 0x00200000) {
2789 if(a<0x1000&&((start>>20)==0xbfc||(start>>24)==0xa0))
2790 // return wrong, must use memhandler for BIOS self-test to pass
2791 // 007 does similar stuff from a00 mirror, weird stuff
2792 return MTYPE_8000;
2793 return MTYPE_0000;
2794 }
2795 if(0x1f800000 <= a && a < 0x1f801000)
2796 return MTYPE_1F80;
2797 if(0x80200000 <= a && a < 0x80800000)
2798 return MTYPE_8020;
2799 if(0xa0000000 <= a && a < 0xa0200000)
2800 return MTYPE_A000;
2801 return MTYPE_8000;
2802}
2803
37387d8b 2804static int get_ro_reg(const struct regstat *i_regs, int host_tempreg_free)
2805{
2806 int r = get_reg(i_regs->regmap, ROREG);
2807 if (r < 0 && host_tempreg_free) {
2808 host_tempreg_acquire();
2809 emit_loadreg(ROREG, r = HOST_TEMPREG);
2810 }
2811 if (r < 0)
2812 abort();
2813 return r;
2814}
2815
2816static void *emit_fastpath_cmp_jump(int i, const struct regstat *i_regs,
277718fa 2817 int addr, int *offset_reg, int *addr_reg_override, int ccadj_)
8062d65a 2818{
2819 void *jaddr = NULL;
37387d8b 2820 int type = 0;
2821 int mr = dops[i].rs1;
277718fa 2822 assert(addr >= 0);
37387d8b 2823 *offset_reg = -1;
8062d65a 2824 if(((smrv_strong|smrv_weak)>>mr)&1) {
2825 type=get_ptr_mem_type(smrv[mr]);
2826 //printf("set %08x @%08x r%d %d\n", smrv[mr], start+i*4, mr, type);
2827 }
2828 else {
2829 // use the mirror we are running on
2830 type=get_ptr_mem_type(start);
2831 //printf("set nospec @%08x r%d %d\n", start+i*4, mr, type);
2832 }
2833
277718fa 2834 if (dops[i].may_except) {
2835 // alignment check
2836 u_int op = dops[i].opcode;
2837 int mask = ((op & 0x37) == 0x21 || op == 0x25) ? 1 : 3; // LH/SH/LHU
33a1eda1 2838 void *jaddr2;
277718fa 2839 emit_testimm(addr, mask);
33a1eda1 2840 jaddr2 = out;
277718fa 2841 emit_jne(0);
33a1eda1 2842 add_stub_r(ALIGNMENT_STUB, jaddr2, out, i, addr, i_regs, ccadj_, 0);
277718fa 2843 }
2844
8062d65a 2845 if(type==MTYPE_8020) { // RAM 80200000+ mirror
d1e4ebd9 2846 host_tempreg_acquire();
8062d65a 2847 emit_andimm(addr,~0x00e00000,HOST_TEMPREG);
2848 addr=*addr_reg_override=HOST_TEMPREG;
2849 type=0;
2850 }
2851 else if(type==MTYPE_0000) { // RAM 0 mirror
d1e4ebd9 2852 host_tempreg_acquire();
8062d65a 2853 emit_orimm(addr,0x80000000,HOST_TEMPREG);
2854 addr=*addr_reg_override=HOST_TEMPREG;
2855 type=0;
2856 }
2857 else if(type==MTYPE_A000) { // RAM A mirror
d1e4ebd9 2858 host_tempreg_acquire();
8062d65a 2859 emit_andimm(addr,~0x20000000,HOST_TEMPREG);
2860 addr=*addr_reg_override=HOST_TEMPREG;
2861 type=0;
2862 }
2863 else if(type==MTYPE_1F80) { // scratchpad
2864 if (psxH == (void *)0x1f800000) {
d1e4ebd9 2865 host_tempreg_acquire();
3968e69e 2866 emit_xorimm(addr,0x1f800000,HOST_TEMPREG);
8062d65a 2867 emit_cmpimm(HOST_TEMPREG,0x1000);
d1e4ebd9 2868 host_tempreg_release();
8062d65a 2869 jaddr=out;
2870 emit_jc(0);
2871 }
2872 else {
2873 // do the usual RAM check, jump will go to the right handler
2874 type=0;
2875 }
2876 }
2877
37387d8b 2878 if (type == 0) // need ram check
8062d65a 2879 {
2880 emit_cmpimm(addr,RAM_SIZE);
37387d8b 2881 jaddr = out;
8062d65a 2882 #ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
2883 // Hint to branch predictor that the branch is unlikely to be taken
37387d8b 2884 if (dops[i].rs1 >= 28)
8062d65a 2885 emit_jno_unlikely(0);
2886 else
2887 #endif
2888 emit_jno(0);
37387d8b 2889 if (ram_offset != 0)
2890 *offset_reg = get_ro_reg(i_regs, 0);
8062d65a 2891 }
2892
2893 return jaddr;
2894}
2895
687b4580 2896// return memhandler, or get directly accessable address and return 0
2897static void *get_direct_memhandler(void *table, u_int addr,
2898 enum stub_type type, uintptr_t *addr_host)
2899{
c979e8c2 2900 uintptr_t msb = 1ull << (sizeof(uintptr_t)*8 - 1);
687b4580 2901 uintptr_t l1, l2 = 0;
2902 l1 = ((uintptr_t *)table)[addr>>12];
c979e8c2 2903 if (!(l1 & msb)) {
687b4580 2904 uintptr_t v = l1 << 1;
2905 *addr_host = v + addr;
2906 return NULL;
2907 }
2908 else {
2909 l1 <<= 1;
2910 if (type == LOADB_STUB || type == LOADBU_STUB || type == STOREB_STUB)
2911 l2 = ((uintptr_t *)l1)[0x1000/4 + 0x1000/2 + (addr&0xfff)];
2912 else if (type == LOADH_STUB || type == LOADHU_STUB || type == STOREH_STUB)
c979e8c2 2913 l2 = ((uintptr_t *)l1)[0x1000/4 + (addr&0xfff)/2];
687b4580 2914 else
c979e8c2 2915 l2 = ((uintptr_t *)l1)[(addr&0xfff)/4];
2916 if (!(l2 & msb)) {
687b4580 2917 uintptr_t v = l2 << 1;
2918 *addr_host = v + (addr&0xfff);
2919 return NULL;
2920 }
2921 return (void *)(l2 << 1);
2922 }
2923}
2924
81dbbf4c 2925static u_int get_host_reglist(const signed char *regmap)
2926{
2927 u_int reglist = 0, hr;
2928 for (hr = 0; hr < HOST_REGS; hr++) {
2929 if (hr != EXCLUDE_REG && regmap[hr] >= 0)
2930 reglist |= 1 << hr;
2931 }
2932 return reglist;
2933}
2934
2935static u_int reglist_exclude(u_int reglist, int r1, int r2)
2936{
2937 if (r1 >= 0)
2938 reglist &= ~(1u << r1);
2939 if (r2 >= 0)
2940 reglist &= ~(1u << r2);
2941 return reglist;
2942}
2943
e3c6bdb5 2944// find a temp caller-saved register not in reglist (so assumed to be free)
2945static int reglist_find_free(u_int reglist)
2946{
2947 u_int free_regs = ~reglist & CALLER_SAVE_REGS;
2948 if (free_regs == 0)
2949 return -1;
2950 return __builtin_ctz(free_regs);
2951}
2952
37387d8b 2953static void do_load_word(int a, int rt, int offset_reg)
2954{
2955 if (offset_reg >= 0)
2956 emit_ldr_dualindexed(offset_reg, a, rt);
2957 else
2958 emit_readword_indexed(0, a, rt);
2959}
2960
2961static void do_store_word(int a, int ofs, int rt, int offset_reg, int preseve_a)
2962{
2963 if (offset_reg < 0) {
2964 emit_writeword_indexed(rt, ofs, a);
2965 return;
2966 }
2967 if (ofs != 0)
2968 emit_addimm(a, ofs, a);
2969 emit_str_dualindexed(offset_reg, a, rt);
2970 if (ofs != 0 && preseve_a)
2971 emit_addimm(a, -ofs, a);
2972}
2973
2974static void do_store_hword(int a, int ofs, int rt, int offset_reg, int preseve_a)
2975{
2976 if (offset_reg < 0) {
2977 emit_writehword_indexed(rt, ofs, a);
2978 return;
2979 }
2980 if (ofs != 0)
2981 emit_addimm(a, ofs, a);
2982 emit_strh_dualindexed(offset_reg, a, rt);
2983 if (ofs != 0 && preseve_a)
2984 emit_addimm(a, -ofs, a);
2985}
2986
2987static void do_store_byte(int a, int rt, int offset_reg)
2988{
2989 if (offset_reg >= 0)
2990 emit_strb_dualindexed(offset_reg, a, rt);
2991 else
2992 emit_writebyte_indexed(rt, 0, a);
2993}
2994
2330734f 2995static void load_assemble(int i, const struct regstat *i_regs, int ccadj_)
57871462 2996{
277718fa 2997 int addr = cinfo[i].addr;
2998 int s,tl;
57871462 2999 int offset;
b14b6a8f 3000 void *jaddr=0;
5bf843dc 3001 int memtarget=0,c=0;
37387d8b 3002 int offset_reg = -1;
3003 int fastio_reg_override = -1;
81dbbf4c 3004 u_int reglist=get_host_reglist(i_regs->regmap);
a5cd72d0 3005 tl=get_reg_w(i_regs->regmap, dops[i].rt1);
cf95b4f0 3006 s=get_reg(i_regs->regmap,dops[i].rs1);
277718fa 3007 offset=cinfo[i].imm;
57871462 3008 if(i_regs->regmap[HOST_CCREG]==CCREG) reglist&=~(1<<HOST_CCREG);
3009 if(s>=0) {
3010 c=(i_regs->wasconst>>s)&1;
af4ee1fe 3011 if (c) {
3012 memtarget=((signed int)(constmap[i][s]+offset))<(signed int)0x80000000+RAM_SIZE;
af4ee1fe 3013 }
57871462 3014 }
57871462 3015 //printf("load_assemble: c=%d\n",c);
643aeae3 3016 //if(c) printf("load_assemble: const=%lx\n",(long)constmap[i][s]+offset);
a5cd72d0 3017 if(tl<0 && ((!c||(((u_int)constmap[i][s]+offset)>>16)==0x1f80) || dops[i].rt1==0)) {
5bf843dc 3018 // could be FIFO, must perform the read
f18c0f46 3019 // ||dummy read
5bf843dc 3020 assem_debug("(forced read)\n");
277718fa 3021 tl = get_reg_temp(i_regs->regmap); // may be == addr
5bf843dc 3022 assert(tl>=0);
5bf843dc 3023 }
277718fa 3024 assert(addr >= 0);
535d208a 3025 if(tl>=0) {
3026 //printf("load_assemble: c=%d\n",c);
643aeae3 3027 //if(c) printf("load_assemble: const=%lx\n",(long)constmap[i][s]+offset);
535d208a 3028 reglist&=~(1<<tl);
1edfcc68 3029 if(!c) {
1edfcc68 3030 #ifdef R29_HACK
3031 // Strmnnrmn's speed hack
cf95b4f0 3032 if(dops[i].rs1!=29||start<0x80001000||start>=0x80000000+RAM_SIZE)
1edfcc68 3033 #endif
3034 {
37387d8b 3035 jaddr = emit_fastpath_cmp_jump(i, i_regs, addr,
277718fa 3036 &offset_reg, &fastio_reg_override, ccadj_);
535d208a 3037 }
1edfcc68 3038 }
37387d8b 3039 else if (ram_offset && memtarget) {
3040 offset_reg = get_ro_reg(i_regs, 0);
535d208a 3041 }
a5cd72d0 3042 int dummy=(dops[i].rt1==0)||(tl!=get_reg_w(i_regs->regmap, dops[i].rt1)); // ignore loads to r0 and unneeded reg
37387d8b 3043 switch (dops[i].opcode) {
3044 case 0x20: // LB
535d208a 3045 if(!c||memtarget) {
3046 if(!dummy) {
277718fa 3047 int a = addr;
37387d8b 3048 if (fastio_reg_override >= 0)
3049 a = fastio_reg_override;
b1570849 3050
37387d8b 3051 if (offset_reg >= 0)
3052 emit_ldrsb_dualindexed(offset_reg, a, tl);
3053 else
3054 emit_movsbl_indexed(0, a, tl);
57871462 3055 }
535d208a 3056 if(jaddr)
2330734f 3057 add_stub_r(LOADB_STUB,jaddr,out,i,addr,i_regs,ccadj_,reglist);
57871462 3058 }
535d208a 3059 else
2330734f 3060 inline_readstub(LOADB_STUB,i,constmap[i][s]+offset,i_regs->regmap,dops[i].rt1,ccadj_,reglist);
37387d8b 3061 break;
3062 case 0x21: // LH
535d208a 3063 if(!c||memtarget) {
3064 if(!dummy) {
277718fa 3065 int a = addr;
37387d8b 3066 if (fastio_reg_override >= 0)
3067 a = fastio_reg_override;
3068 if (offset_reg >= 0)
3069 emit_ldrsh_dualindexed(offset_reg, a, tl);
3070 else
3071 emit_movswl_indexed(0, a, tl);
57871462 3072 }
535d208a 3073 if(jaddr)
2330734f 3074 add_stub_r(LOADH_STUB,jaddr,out,i,addr,i_regs,ccadj_,reglist);
57871462 3075 }
535d208a 3076 else
2330734f 3077 inline_readstub(LOADH_STUB,i,constmap[i][s]+offset,i_regs->regmap,dops[i].rt1,ccadj_,reglist);
37387d8b 3078 break;
3079 case 0x23: // LW
535d208a 3080 if(!c||memtarget) {
3081 if(!dummy) {
37387d8b 3082 int a = addr;
3083 if (fastio_reg_override >= 0)
3084 a = fastio_reg_override;
3085 do_load_word(a, tl, offset_reg);
57871462 3086 }
535d208a 3087 if(jaddr)
2330734f 3088 add_stub_r(LOADW_STUB,jaddr,out,i,addr,i_regs,ccadj_,reglist);
57871462 3089 }
535d208a 3090 else
2330734f 3091 inline_readstub(LOADW_STUB,i,constmap[i][s]+offset,i_regs->regmap,dops[i].rt1,ccadj_,reglist);
37387d8b 3092 break;
3093 case 0x24: // LBU
535d208a 3094 if(!c||memtarget) {
3095 if(!dummy) {
277718fa 3096 int a = addr;
37387d8b 3097 if (fastio_reg_override >= 0)
3098 a = fastio_reg_override;
b1570849 3099
37387d8b 3100 if (offset_reg >= 0)
3101 emit_ldrb_dualindexed(offset_reg, a, tl);
3102 else
3103 emit_movzbl_indexed(0, a, tl);
57871462 3104 }
535d208a 3105 if(jaddr)
2330734f 3106 add_stub_r(LOADBU_STUB,jaddr,out,i,addr,i_regs,ccadj_,reglist);
57871462 3107 }
535d208a 3108 else
2330734f 3109 inline_readstub(LOADBU_STUB,i,constmap[i][s]+offset,i_regs->regmap,dops[i].rt1,ccadj_,reglist);
37387d8b 3110 break;
3111 case 0x25: // LHU
535d208a 3112 if(!c||memtarget) {
3113 if(!dummy) {
277718fa 3114 int a = addr;
37387d8b 3115 if (fastio_reg_override >= 0)
3116 a = fastio_reg_override;
3117 if (offset_reg >= 0)
3118 emit_ldrh_dualindexed(offset_reg, a, tl);
3119 else
3120 emit_movzwl_indexed(0, a, tl);
57871462 3121 }
535d208a 3122 if(jaddr)
2330734f 3123 add_stub_r(LOADHU_STUB,jaddr,out,i,addr,i_regs,ccadj_,reglist);
57871462 3124 }
535d208a 3125 else
2330734f 3126 inline_readstub(LOADHU_STUB,i,constmap[i][s]+offset,i_regs->regmap,dops[i].rt1,ccadj_,reglist);
37387d8b 3127 break;
37387d8b 3128 default:
9c45ca93 3129 assert(0);
57871462 3130 }
a5cd72d0 3131 } // tl >= 0
37387d8b 3132 if (fastio_reg_override == HOST_TEMPREG || offset_reg == HOST_TEMPREG)
d1e4ebd9 3133 host_tempreg_release();
57871462 3134}
3135
3136#ifndef loadlr_assemble
2330734f 3137static void loadlr_assemble(int i, const struct regstat *i_regs, int ccadj_)
57871462 3138{
277718fa 3139 int addr = cinfo[i].addr;
3140 int s,tl,temp,temp2;
3968e69e 3141 int offset;
3142 void *jaddr=0;
3143 int memtarget=0,c=0;
37387d8b 3144 int offset_reg = -1;
3145 int fastio_reg_override = -1;
81dbbf4c 3146 u_int reglist=get_host_reglist(i_regs->regmap);
a5cd72d0 3147 tl=get_reg_w(i_regs->regmap, dops[i].rt1);
cf95b4f0 3148 s=get_reg(i_regs->regmap,dops[i].rs1);
9de8a0c3 3149 temp=get_reg_temp(i_regs->regmap);
3968e69e 3150 temp2=get_reg(i_regs->regmap,FTEMP);
277718fa 3151 offset=cinfo[i].imm;
3968e69e 3152 reglist|=1<<temp;
277718fa 3153 assert(addr >= 0);
3968e69e 3154 if(s>=0) {
3155 c=(i_regs->wasconst>>s)&1;
3156 if(c) {
3157 memtarget=((signed int)(constmap[i][s]+offset))<(signed int)0x80000000+RAM_SIZE;
3158 }
3159 }
3160 if(!c) {
3161 emit_shlimm(addr,3,temp);
cf95b4f0 3162 if (dops[i].opcode==0x22||dops[i].opcode==0x26) {
3968e69e 3163 emit_andimm(addr,0xFFFFFFFC,temp2); // LWL/LWR
3164 }else{
3165 emit_andimm(addr,0xFFFFFFF8,temp2); // LDL/LDR
3166 }
37387d8b 3167 jaddr = emit_fastpath_cmp_jump(i, i_regs, temp2,
277718fa 3168 &offset_reg, &fastio_reg_override, ccadj_);
3968e69e 3169 }
3170 else {
37387d8b 3171 if (ram_offset && memtarget) {
3172 offset_reg = get_ro_reg(i_regs, 0);
3968e69e 3173 }
cf95b4f0 3174 if (dops[i].opcode==0x22||dops[i].opcode==0x26) {
3968e69e 3175 emit_movimm(((constmap[i][s]+offset)<<3)&24,temp); // LWL/LWR
3176 }else{
3177 emit_movimm(((constmap[i][s]+offset)<<3)&56,temp); // LDL/LDR
3178 }
3179 }
cf95b4f0 3180 if (dops[i].opcode==0x22||dops[i].opcode==0x26) { // LWL/LWR
3968e69e 3181 if(!c||memtarget) {
37387d8b 3182 int a = temp2;
3183 if (fastio_reg_override >= 0)
3184 a = fastio_reg_override;
3185 do_load_word(a, temp2, offset_reg);
3186 if (fastio_reg_override == HOST_TEMPREG || offset_reg == HOST_TEMPREG)
3187 host_tempreg_release();
2330734f 3188 if(jaddr) add_stub_r(LOADW_STUB,jaddr,out,i,temp2,i_regs,ccadj_,reglist);
3968e69e 3189 }
3190 else
2330734f 3191 inline_readstub(LOADW_STUB,i,(constmap[i][s]+offset)&0xFFFFFFFC,i_regs->regmap,FTEMP,ccadj_,reglist);
cf95b4f0 3192 if(dops[i].rt1) {
3968e69e 3193 assert(tl>=0);
3194 emit_andimm(temp,24,temp);
cf95b4f0 3195 if (dops[i].opcode==0x22) // LWL
3968e69e 3196 emit_xorimm(temp,24,temp);
3197 host_tempreg_acquire();
3198 emit_movimm(-1,HOST_TEMPREG);
cf95b4f0 3199 if (dops[i].opcode==0x26) {
3968e69e 3200 emit_shr(temp2,temp,temp2);
3201 emit_bic_lsr(tl,HOST_TEMPREG,temp,tl);
3202 }else{
3203 emit_shl(temp2,temp,temp2);
3204 emit_bic_lsl(tl,HOST_TEMPREG,temp,tl);
3205 }
3206 host_tempreg_release();
3207 emit_or(temp2,tl,tl);
3208 }
cf95b4f0 3209 //emit_storereg(dops[i].rt1,tl); // DEBUG
3968e69e 3210 }
cf95b4f0 3211 if (dops[i].opcode==0x1A||dops[i].opcode==0x1B) { // LDL/LDR
3968e69e 3212 assert(0);
3213 }
57871462 3214}
3215#endif
3216
9b495f6e 3217static void do_invstub(int n)
3218{
3219 literal_pool(20);
3220 assem_debug("do_invstub\n");
3221 u_int reglist = stubs[n].a;
3222 u_int addrr = stubs[n].b;
3223 int ofs_start = stubs[n].c;
3224 int ofs_end = stubs[n].d;
3225 int len = ofs_end - ofs_start;
3226 u_int rightr = 0;
3227
3228 set_jump_target(stubs[n].addr, out);
3229 save_regs(reglist);
9b495f6e 3230 if (addrr != 0 || ofs_start != 0)
3231 emit_addimm(addrr, ofs_start, 0);
3033d898 3232 emit_readword(&inv_code_start, 2);
3233 emit_readword(&inv_code_end, 3);
9b495f6e 3234 if (len != 0)
3235 emit_addimm(0, len + 4, (rightr = 1));
3236 emit_cmp(0, 2);
3237 emit_cmpcs(3, rightr);
3238 void *jaddr = out;
3239 emit_jc(0);
3240 void *func = (len != 0)
3241 ? (void *)ndrc_write_invalidate_many
3242 : (void *)ndrc_write_invalidate_one;
3243 emit_far_call(func);
3244 set_jump_target(jaddr, out);
3245 restore_regs(reglist);
3246 emit_jmp(stubs[n].retaddr);
3247}
3248
3249static void do_store_smc_check(int i, const struct regstat *i_regs, u_int reglist, int addr)
3250{
3251 if (HACK_ENABLED(NDHACK_NO_SMC_CHECK))
3252 return;
3253 // this can't be used any more since we started to check exact
3254 // block boundaries in invalidate_range()
3255 //if (i_regs->waswritten & (1<<dops[i].rs1))
3256 // return;
3257 // (naively) assume nobody will run code from stack
3258 if (dops[i].rs1 == 29)
3259 return;
3260
277718fa 3261 int j, imm_maxdiff = 32, imm_min = cinfo[i].imm, imm_max = cinfo[i].imm, count = 1;
9b495f6e 3262 if (i < slen - 1 && dops[i+1].is_store && dops[i+1].rs1 == dops[i].rs1
277718fa 3263 && abs(cinfo[i+1].imm - cinfo[i].imm) <= imm_maxdiff)
9b495f6e 3264 return;
3265 for (j = i - 1; j >= 0; j--) {
3266 if (!dops[j].is_store || dops[j].rs1 != dops[i].rs1
277718fa 3267 || abs(cinfo[j].imm - cinfo[j+1].imm) > imm_maxdiff)
9b495f6e 3268 break;
3269 count++;
277718fa 3270 if (imm_min > cinfo[j].imm)
3271 imm_min = cinfo[j].imm;
3272 if (imm_max < cinfo[j].imm)
3273 imm_max = cinfo[j].imm;
9b495f6e 3274 }
3275#if defined(HOST_IMM8)
3276 int ir = get_reg(i_regs->regmap, INVCP);
3277 assert(ir >= 0);
3278 host_tempreg_acquire();
3279 emit_ldrb_indexedsr12_reg(ir, addr, HOST_TEMPREG);
3280#else
3281 emit_cmpmem_indexedsr12_imm(invalid_code, addr, 1);
3282 #error not handled
3283#endif
3284#ifdef INVALIDATE_USE_COND_CALL
3285 if (count == 1) {
3286 emit_cmpimm(HOST_TEMPREG, 1);
3287 emit_callne(invalidate_addr_reg[addr]);
3288 host_tempreg_release();
3289 return;
3290 }
3291#endif
3292 void *jaddr = emit_cbz(HOST_TEMPREG, 0);
3293 host_tempreg_release();
277718fa 3294 imm_min -= cinfo[i].imm;
3295 imm_max -= cinfo[i].imm;
9b495f6e 3296 add_stub(INVCODE_STUB, jaddr, out, reglist|(1<<HOST_CCREG),
3297 addr, imm_min, imm_max, 0);
3298}
3299
2330734f 3300static void store_assemble(int i, const struct regstat *i_regs, int ccadj_)
57871462 3301{
9c45ca93 3302 int s,tl;
277718fa 3303 int addr = cinfo[i].addr;
57871462 3304 int offset;
b14b6a8f 3305 void *jaddr=0;
37387d8b 3306 enum stub_type type=0;
666a299d 3307 int memtarget=0,c=0;
37387d8b 3308 int offset_reg = -1;
3309 int fastio_reg_override = -1;
81dbbf4c 3310 u_int reglist=get_host_reglist(i_regs->regmap);
cf95b4f0 3311 tl=get_reg(i_regs->regmap,dops[i].rs2);
3312 s=get_reg(i_regs->regmap,dops[i].rs1);
277718fa 3313 offset=cinfo[i].imm;
57871462 3314 if(s>=0) {
3315 c=(i_regs->wasconst>>s)&1;
af4ee1fe 3316 if(c) {
3317 memtarget=((signed int)(constmap[i][s]+offset))<(signed int)0x80000000+RAM_SIZE;
af4ee1fe 3318 }
57871462 3319 }
3320 assert(tl>=0);
277718fa 3321 assert(addr >= 0);
57871462 3322 if(i_regs->regmap[HOST_CCREG]==CCREG) reglist&=~(1<<HOST_CCREG);
37387d8b 3323 if (!c) {
3324 jaddr = emit_fastpath_cmp_jump(i, i_regs, addr,
277718fa 3325 &offset_reg, &fastio_reg_override, ccadj_);
1edfcc68 3326 }
37387d8b 3327 else if (ram_offset && memtarget) {
3328 offset_reg = get_ro_reg(i_regs, 0);
57871462 3329 }
3330
37387d8b 3331 switch (dops[i].opcode) {
3332 case 0x28: // SB
57871462 3333 if(!c||memtarget) {
277718fa 3334 int a = addr;
37387d8b 3335 if (fastio_reg_override >= 0)
3336 a = fastio_reg_override;
3337 do_store_byte(a, tl, offset_reg);
3338 }
3339 type = STOREB_STUB;
3340 break;
3341 case 0x29: // SH
57871462 3342 if(!c||memtarget) {
277718fa 3343 int a = addr;
37387d8b 3344 if (fastio_reg_override >= 0)
3345 a = fastio_reg_override;
3346 do_store_hword(a, 0, tl, offset_reg, 1);
3347 }
3348 type = STOREH_STUB;
3349 break;
3350 case 0x2B: // SW
dadf55f2 3351 if(!c||memtarget) {
37387d8b 3352 int a = addr;
3353 if (fastio_reg_override >= 0)
3354 a = fastio_reg_override;
3355 do_store_word(a, 0, tl, offset_reg, 1);
3356 }
3357 type = STOREW_STUB;
3358 break;
37387d8b 3359 default:
9c45ca93 3360 assert(0);
57871462 3361 }
37387d8b 3362 if (fastio_reg_override == HOST_TEMPREG || offset_reg == HOST_TEMPREG)
d1e4ebd9 3363 host_tempreg_release();
b96d3df7 3364 if(jaddr) {
3365 // PCSX store handlers don't check invcode again
3366 reglist|=1<<addr;
2330734f 3367 add_stub_r(type,jaddr,out,i,addr,i_regs,ccadj_,reglist);
b96d3df7 3368 jaddr=0;
3369 }
9b495f6e 3370 {
57871462 3371 if(!c||memtarget) {
9b495f6e 3372 do_store_smc_check(i, i_regs, reglist, addr);
57871462 3373 }
3374 }
7a518516 3375 u_int addr_val=constmap[i][s]+offset;
3eaa7048 3376 if(jaddr) {
2330734f 3377 add_stub_r(type,jaddr,out,i,addr,i_regs,ccadj_,reglist);
3eaa7048 3378 } else if(c&&!memtarget) {
2330734f 3379 inline_writestub(type,i,addr_val,i_regs->regmap,dops[i].rs2,ccadj_,reglist);
7a518516 3380 }
3381 // basic current block modification detection..
3382 // not looking back as that should be in mips cache already
3968e69e 3383 // (see Spyro2 title->attract mode)
7a518516 3384 if(c&&start+i*4<addr_val&&addr_val<start+slen*4) {
c43b5311 3385 SysPrintf("write to %08x hits block %08x, pc=%08x\n",addr_val,start,start+i*4);
7a518516 3386 assert(i_regs->regmap==regs[i].regmap); // not delay slot
3387 if(i_regs->regmap==regs[i].regmap) {
ad49de89 3388 load_all_consts(regs[i].regmap_entry,regs[i].wasdirty,i);
3389 wb_dirtys(regs[i].regmap_entry,regs[i].wasdirty);
7a518516 3390 emit_movimm(start+i*4+4,0);
643aeae3 3391 emit_writeword(0,&pcaddr);
d1e4ebd9 3392 emit_addimm(HOST_CCREG,2,HOST_CCREG);
104df9d3 3393 emit_far_call(ndrc_get_addr_ht);
d1e4ebd9 3394 emit_jmpreg(0);
7a518516 3395 }
3eaa7048 3396 }
57871462 3397}
3398
2330734f 3399static void storelr_assemble(int i, const struct regstat *i_regs, int ccadj_)
57871462 3400{
277718fa 3401 int addr = cinfo[i].addr;
9c45ca93 3402 int s,tl;
57871462 3403 int offset;
b14b6a8f 3404 void *jaddr=0;
37387d8b 3405 void *case1, *case23, *case3;
df4dc2b1 3406 void *done0, *done1, *done2;
af4ee1fe 3407 int memtarget=0,c=0;
37387d8b 3408 int offset_reg = -1;
81dbbf4c 3409 u_int reglist=get_host_reglist(i_regs->regmap);
cf95b4f0 3410 tl=get_reg(i_regs->regmap,dops[i].rs2);
3411 s=get_reg(i_regs->regmap,dops[i].rs1);
277718fa 3412 offset=cinfo[i].imm;
57871462 3413 if(s>=0) {
3414 c=(i_regs->isconst>>s)&1;
af4ee1fe 3415 if(c) {
3416 memtarget=((signed int)(constmap[i][s]+offset))<(signed int)0x80000000+RAM_SIZE;
af4ee1fe 3417 }
57871462 3418 }
3419 assert(tl>=0);
277718fa 3420 assert(addr >= 0);
1edfcc68 3421 if(!c) {
277718fa 3422 emit_cmpimm(addr, RAM_SIZE);
b14b6a8f 3423 jaddr=out;
1edfcc68 3424 emit_jno(0);
3425 }
3426 else
3427 {
cf95b4f0 3428 if(!memtarget||!dops[i].rs1) {
b14b6a8f 3429 jaddr=out;
535d208a 3430 emit_jmp(0);
57871462 3431 }
535d208a 3432 }
37387d8b 3433 if (ram_offset)
3434 offset_reg = get_ro_reg(i_regs, 0);
535d208a 3435
277718fa 3436 emit_testimm(addr,2);
37387d8b 3437 case23=out;
535d208a 3438 emit_jne(0);
277718fa 3439 emit_testimm(addr,1);
df4dc2b1 3440 case1=out;
535d208a 3441 emit_jne(0);
3442 // 0
37387d8b 3443 if (dops[i].opcode == 0x2A) { // SWL
3444 // Write msb into least significant byte
3445 if (dops[i].rs2) emit_rorimm(tl, 24, tl);
277718fa 3446 do_store_byte(addr, tl, offset_reg);
37387d8b 3447 if (dops[i].rs2) emit_rorimm(tl, 8, tl);
535d208a 3448 }
37387d8b 3449 else if (dops[i].opcode == 0x2E) { // SWR
3450 // Write entire word
277718fa 3451 do_store_word(addr, 0, tl, offset_reg, 1);
535d208a 3452 }
37387d8b 3453 done0 = out;
535d208a 3454 emit_jmp(0);
3455 // 1
df4dc2b1 3456 set_jump_target(case1, out);
37387d8b 3457 if (dops[i].opcode == 0x2A) { // SWL
3458 // Write two msb into two least significant bytes
3459 if (dops[i].rs2) emit_rorimm(tl, 16, tl);
277718fa 3460 do_store_hword(addr, -1, tl, offset_reg, 0);
37387d8b 3461 if (dops[i].rs2) emit_rorimm(tl, 16, tl);
535d208a 3462 }
37387d8b 3463 else if (dops[i].opcode == 0x2E) { // SWR
3464 // Write 3 lsb into three most significant bytes
277718fa 3465 do_store_byte(addr, tl, offset_reg);
37387d8b 3466 if (dops[i].rs2) emit_rorimm(tl, 8, tl);
277718fa 3467 do_store_hword(addr, 1, tl, offset_reg, 0);
37387d8b 3468 if (dops[i].rs2) emit_rorimm(tl, 24, tl);
535d208a 3469 }
df4dc2b1 3470 done1=out;
535d208a 3471 emit_jmp(0);
37387d8b 3472 // 2,3
3473 set_jump_target(case23, out);
277718fa 3474 emit_testimm(addr,1);
37387d8b 3475 case3 = out;
535d208a 3476 emit_jne(0);
37387d8b 3477 // 2
cf95b4f0 3478 if (dops[i].opcode==0x2A) { // SWL
37387d8b 3479 // Write 3 msb into three least significant bytes
3480 if (dops[i].rs2) emit_rorimm(tl, 8, tl);
277718fa 3481 do_store_hword(addr, -2, tl, offset_reg, 1);
37387d8b 3482 if (dops[i].rs2) emit_rorimm(tl, 16, tl);
277718fa 3483 do_store_byte(addr, tl, offset_reg);
37387d8b 3484 if (dops[i].rs2) emit_rorimm(tl, 8, tl);
535d208a 3485 }
37387d8b 3486 else if (dops[i].opcode == 0x2E) { // SWR
3487 // Write two lsb into two most significant bytes
277718fa 3488 do_store_hword(addr, 0, tl, offset_reg, 1);
535d208a 3489 }
37387d8b 3490 done2 = out;
535d208a 3491 emit_jmp(0);
3492 // 3
df4dc2b1 3493 set_jump_target(case3, out);
37387d8b 3494 if (dops[i].opcode == 0x2A) { // SWL
277718fa 3495 do_store_word(addr, -3, tl, offset_reg, 0);
535d208a 3496 }
37387d8b 3497 else if (dops[i].opcode == 0x2E) { // SWR
277718fa 3498 do_store_byte(addr, tl, offset_reg);
535d208a 3499 }
df4dc2b1 3500 set_jump_target(done0, out);
3501 set_jump_target(done1, out);
3502 set_jump_target(done2, out);
37387d8b 3503 if (offset_reg == HOST_TEMPREG)
3504 host_tempreg_release();
535d208a 3505 if(!c||!memtarget)
277718fa 3506 add_stub_r(STORELR_STUB,jaddr,out,i,addr,i_regs,ccadj_,reglist);
3507 do_store_smc_check(i, i_regs, reglist, addr);
57871462 3508}
3509
2330734f 3510static void cop0_assemble(int i, const struct regstat *i_regs, int ccadj_)
8062d65a 3511{
cf95b4f0 3512 if(dops[i].opcode2==0) // MFC0
8062d65a 3513 {
a5cd72d0 3514 signed char t=get_reg_w(i_regs->regmap, dops[i].rt1);
8062d65a 3515 u_int copr=(source[i]>>11)&0x1f;
cf95b4f0 3516 if(t>=0&&dops[i].rt1!=0) {
8062d65a 3517 emit_readword(&reg_cop0[copr],t);
3518 }
3519 }
cf95b4f0 3520 else if(dops[i].opcode2==4) // MTC0
8062d65a 3521 {
de6dbc52 3522 int s = get_reg(i_regs->regmap, dops[i].rs1);
3523 int cc = get_reg(i_regs->regmap, CCREG);
8062d65a 3524 char copr=(source[i]>>11)&0x1f;
3525 assert(s>=0);
cf95b4f0 3526 wb_register(dops[i].rs1,i_regs->regmap,i_regs->dirty);
de6dbc52 3527 if (copr == 12 || copr == 13) {
8062d65a 3528 emit_readword(&last_count,HOST_TEMPREG);
de6dbc52 3529 if (cc != HOST_CCREG)
3530 emit_loadreg(CCREG, HOST_CCREG);
3531 emit_add(HOST_CCREG, HOST_TEMPREG, HOST_CCREG);
3532 emit_addimm(HOST_CCREG, ccadj_ + 2, HOST_CCREG);
3533 emit_writeword(HOST_CCREG, &psxRegs.cycle);
8062d65a 3534 if (is_delayslot) {
3535 // burn cycles to cause cc_interrupt, which will
3536 // reschedule next_interupt. Relies on CCREG from above.
3537 assem_debug("MTC0 DS %d\n", copr);
3538 emit_writeword(HOST_CCREG,&last_count);
3539 emit_movimm(0,HOST_CCREG);
3540 emit_storereg(CCREG,HOST_CCREG);
cf95b4f0 3541 emit_loadreg(dops[i].rs1,1);
8062d65a 3542 emit_movimm(copr,0);
2a014d73 3543 emit_far_call(pcsx_mtc0_ds);
cf95b4f0 3544 emit_loadreg(dops[i].rs1,s);
8062d65a 3545 return;
3546 }
3547 emit_movimm(start+i*4+4,HOST_TEMPREG);
3548 emit_writeword(HOST_TEMPREG,&pcaddr);
3549 emit_movimm(0,HOST_TEMPREG);
3550 emit_writeword(HOST_TEMPREG,&pending_exception);
3551 }
de6dbc52 3552 if( s != 1)
3553 emit_mov(s, 1);
3554 emit_movimm(copr, 0);
2a014d73 3555 emit_far_call(pcsx_mtc0);
de6dbc52 3556 if (copr == 12 || copr == 13) {
d7546062 3557 emit_readword(&psxRegs.cycle,HOST_CCREG);
de6dbc52 3558 emit_readword(&last_count,HOST_TEMPREG);
8062d65a 3559 emit_sub(HOST_CCREG,HOST_TEMPREG,HOST_CCREG);
de6dbc52 3560 //emit_writeword(HOST_TEMPREG,&last_count);
8062d65a 3561 assert(!is_delayslot);
9b495f6e 3562 emit_readword(&pending_exception,HOST_TEMPREG);
3563 emit_test(HOST_TEMPREG,HOST_TEMPREG);
d1e4ebd9 3564 void *jaddr = out;
3565 emit_jeq(0);
3566 emit_readword(&pcaddr, 0);
104df9d3 3567 emit_far_call(ndrc_get_addr_ht);
d1e4ebd9 3568 emit_jmpreg(0);
3569 set_jump_target(jaddr, out);
de6dbc52 3570 emit_addimm(HOST_CCREG, -ccadj_ - 2, HOST_CCREG);
3571 if (cc != HOST_CCREG)
3572 emit_storereg(CCREG, HOST_CCREG);
8062d65a 3573 }
cf95b4f0 3574 emit_loadreg(dops[i].rs1,s);
8062d65a 3575 }
8062d65a 3576}
3577
277718fa 3578static void rfe_assemble(int i, const struct regstat *i_regs)
8062d65a 3579{
a5cd72d0 3580 emit_readword(&psxRegs.CP0.n.SR, 0);
3581 emit_andimm(0, 0x3c, 1);
3582 emit_andimm(0, ~0xf, 0);
3583 emit_orrshr_imm(1, 2, 0);
3584 emit_writeword(0, &psxRegs.CP0.n.SR);
8062d65a 3585}
3586
e3c6bdb5 3587static int cop2_is_stalling_op(int i, int *cycles)
3588{
cf95b4f0 3589 if (dops[i].opcode == 0x3a) { // SWC2
e3c6bdb5 3590 *cycles = 0;
3591 return 1;
3592 }
cf95b4f0 3593 if (dops[i].itype == COP2 && (dops[i].opcode2 == 0 || dops[i].opcode2 == 2)) { // MFC2/CFC2
e3c6bdb5 3594 *cycles = 0;
3595 return 1;
3596 }
cf95b4f0 3597 if (dops[i].itype == C2OP) {
e3c6bdb5 3598 *cycles = gte_cycletab[source[i] & 0x3f];
3599 return 1;
3600 }
3601 // ... what about MTC2/CTC2/LWC2?
3602 return 0;
3603}
3604
3605#if 0
3606static void log_gte_stall(int stall, u_int cycle)
3607{
3608 if ((u_int)stall <= 44)
3609 printf("x stall %2d %u\n", stall, cycle + last_count);
e3c6bdb5 3610}
3611
3612static void emit_log_gte_stall(int i, int stall, u_int reglist)
3613{
3614 save_regs(reglist);
3615 if (stall > 0)
3616 emit_movimm(stall, 0);
3617 else
3618 emit_mov(HOST_TEMPREG, 0);
277718fa 3619 emit_addimm(HOST_CCREG, cinfo[i].ccadj, 1);
e3c6bdb5 3620 emit_far_call(log_gte_stall);
3621 restore_regs(reglist);
3622}
3623#endif
3624
32631e6a 3625static void cop2_do_stall_check(u_int op, int i, const struct regstat *i_regs, u_int reglist)
81dbbf4c 3626{
e3c6bdb5 3627 int j = i, other_gte_op_cycles = -1, stall = -MAXBLOCK, cycles_passed;
3628 int rtmp = reglist_find_free(reglist);
3629
32631e6a 3630 if (HACK_ENABLED(NDHACK_NO_STALLS))
81dbbf4c 3631 return;
81dbbf4c 3632 if (get_reg(i_regs->regmap, CCREG) != HOST_CCREG) {
3633 // happens occasionally... cc evicted? Don't bother then
3634 //printf("no cc %08x\n", start + i*4);
3635 return;
3636 }
cf95b4f0 3637 if (!dops[i].bt) {
e3c6bdb5 3638 for (j = i - 1; j >= 0; j--) {
cf95b4f0 3639 //if (dops[j].is_ds) break;
3640 if (cop2_is_stalling_op(j, &other_gte_op_cycles) || dops[j].bt)
e3c6bdb5 3641 break;
277718fa 3642 if (j > 0 && cinfo[j - 1].ccadj > cinfo[j].ccadj)
2330734f 3643 break;
e3c6bdb5 3644 }
32631e6a 3645 j = max(j, 0);
e3c6bdb5 3646 }
277718fa 3647 cycles_passed = cinfo[i].ccadj - cinfo[j].ccadj;
e3c6bdb5 3648 if (other_gte_op_cycles >= 0)
3649 stall = other_gte_op_cycles - cycles_passed;
3650 else if (cycles_passed >= 44)
3651 stall = 0; // can't stall
3652 if (stall == -MAXBLOCK && rtmp >= 0) {
3653 // unknown stall, do the expensive runtime check
32631e6a 3654 assem_debug("; cop2_do_stall_check\n");
e3c6bdb5 3655#if 0 // too slow
3656 save_regs(reglist);
3657 emit_movimm(gte_cycletab[op], 0);
277718fa 3658 emit_addimm(HOST_CCREG, cinfo[i].ccadj, 1);
e3c6bdb5 3659 emit_far_call(call_gteStall);
3660 restore_regs(reglist);
3661#else
3662 host_tempreg_acquire();
3663 emit_readword(&psxRegs.gteBusyCycle, rtmp);
277718fa 3664 emit_addimm(rtmp, -cinfo[i].ccadj, rtmp);
e3c6bdb5 3665 emit_sub(rtmp, HOST_CCREG, HOST_TEMPREG);
3666 emit_cmpimm(HOST_TEMPREG, 44);
3667 emit_cmovb_reg(rtmp, HOST_CCREG);
3668 //emit_log_gte_stall(i, 0, reglist);
3669 host_tempreg_release();
3670#endif
3671 }
3672 else if (stall > 0) {
3673 //emit_log_gte_stall(i, stall, reglist);
3674 emit_addimm(HOST_CCREG, stall, HOST_CCREG);
3675 }
3676
3677 // save gteBusyCycle, if needed
3678 if (gte_cycletab[op] == 0)
3679 return;
3680 other_gte_op_cycles = -1;
3681 for (j = i + 1; j < slen; j++) {
3682 if (cop2_is_stalling_op(j, &other_gte_op_cycles))
3683 break;
fe807a8a 3684 if (dops[j].is_jump) {
e3c6bdb5 3685 // check ds
3686 if (j + 1 < slen && cop2_is_stalling_op(j + 1, &other_gte_op_cycles))
3687 j++;
3688 break;
3689 }
3690 }
3691 if (other_gte_op_cycles >= 0)
3692 // will handle stall when assembling that op
3693 return;
277718fa 3694 cycles_passed = cinfo[min(j, slen -1)].ccadj - cinfo[i].ccadj;
e3c6bdb5 3695 if (cycles_passed >= 44)
3696 return;
3697 assem_debug("; save gteBusyCycle\n");
3698 host_tempreg_acquire();
3699#if 0
3700 emit_readword(&last_count, HOST_TEMPREG);
3701 emit_add(HOST_TEMPREG, HOST_CCREG, HOST_TEMPREG);
277718fa 3702 emit_addimm(HOST_TEMPREG, cinfo[i].ccadj, HOST_TEMPREG);
e3c6bdb5 3703 emit_addimm(HOST_TEMPREG, gte_cycletab[op]), HOST_TEMPREG);
3704 emit_writeword(HOST_TEMPREG, &psxRegs.gteBusyCycle);
3705#else
277718fa 3706 emit_addimm(HOST_CCREG, cinfo[i].ccadj + gte_cycletab[op], HOST_TEMPREG);
e3c6bdb5 3707 emit_writeword(HOST_TEMPREG, &psxRegs.gteBusyCycle);
3708#endif
3709 host_tempreg_release();
81dbbf4c 3710}
3711
32631e6a 3712static int is_mflohi(int i)
3713{
cf95b4f0 3714 return (dops[i].itype == MOV && (dops[i].rs1 == HIREG || dops[i].rs1 == LOREG));
32631e6a 3715}
3716
3717static int check_multdiv(int i, int *cycles)
3718{
cf95b4f0 3719 if (dops[i].itype != MULTDIV)
32631e6a 3720 return 0;
cf95b4f0 3721 if (dops[i].opcode2 == 0x18 || dops[i].opcode2 == 0x19) // MULT(U)
32631e6a 3722 *cycles = 11; // approx from 7 11 14
3723 else
3724 *cycles = 37;
3725 return 1;
3726}
3727
2330734f 3728static void multdiv_prepare_stall(int i, const struct regstat *i_regs, int ccadj_)
32631e6a 3729{
3730 int j, found = 0, c = 0;
3731 if (HACK_ENABLED(NDHACK_NO_STALLS))
3732 return;
3733 if (get_reg(i_regs->regmap, CCREG) != HOST_CCREG) {
3734 // happens occasionally... cc evicted? Don't bother then
3735 return;
3736 }
3737 for (j = i + 1; j < slen; j++) {
cf95b4f0 3738 if (dops[j].bt)
32631e6a 3739 break;
3740 if ((found = is_mflohi(j)))
3741 break;
fe807a8a 3742 if (dops[j].is_jump) {
32631e6a 3743 // check ds
3744 if (j + 1 < slen && (found = is_mflohi(j + 1)))
3745 j++;
3746 break;
3747 }
3748 }
3749 if (found)
3750 // handle all in multdiv_do_stall()
3751 return;
3752 check_multdiv(i, &c);
3753 assert(c > 0);
3754 assem_debug("; muldiv prepare stall %d\n", c);
3755 host_tempreg_acquire();
2330734f 3756 emit_addimm(HOST_CCREG, ccadj_ + c, HOST_TEMPREG);
32631e6a 3757 emit_writeword(HOST_TEMPREG, &psxRegs.muldivBusyCycle);
3758 host_tempreg_release();
3759}
3760
3761static void multdiv_do_stall(int i, const struct regstat *i_regs)
3762{
3763 int j, known_cycles = 0;
3764 u_int reglist = get_host_reglist(i_regs->regmap);
9de8a0c3 3765 int rtmp = get_reg_temp(i_regs->regmap);
32631e6a 3766 if (rtmp < 0)
3767 rtmp = reglist_find_free(reglist);
3768 if (HACK_ENABLED(NDHACK_NO_STALLS))
3769 return;
3770 if (get_reg(i_regs->regmap, CCREG) != HOST_CCREG || rtmp < 0) {
3771 // happens occasionally... cc evicted? Don't bother then
3772 //printf("no cc/rtmp %08x\n", start + i*4);
3773 return;
3774 }
cf95b4f0 3775 if (!dops[i].bt) {
32631e6a 3776 for (j = i - 1; j >= 0; j--) {
cf95b4f0 3777 if (dops[j].is_ds) break;
2330734f 3778 if (check_multdiv(j, &known_cycles))
32631e6a 3779 break;
3780 if (is_mflohi(j))
3781 // already handled by this op
3782 return;
277718fa 3783 if (dops[j].bt || (j > 0 && cinfo[j - 1].ccadj > cinfo[j].ccadj))
2330734f 3784 break;
32631e6a 3785 }
3786 j = max(j, 0);
3787 }
3788 if (known_cycles > 0) {
277718fa 3789 known_cycles -= cinfo[i].ccadj - cinfo[j].ccadj;
32631e6a 3790 assem_debug("; muldiv stall resolved %d\n", known_cycles);
3791 if (known_cycles > 0)
3792 emit_addimm(HOST_CCREG, known_cycles, HOST_CCREG);
3793 return;
3794 }
3795 assem_debug("; muldiv stall unresolved\n");
3796 host_tempreg_acquire();
3797 emit_readword(&psxRegs.muldivBusyCycle, rtmp);
277718fa 3798 emit_addimm(rtmp, -cinfo[i].ccadj, rtmp);
32631e6a 3799 emit_sub(rtmp, HOST_CCREG, HOST_TEMPREG);
3800 emit_cmpimm(HOST_TEMPREG, 37);
3801 emit_cmovb_reg(rtmp, HOST_CCREG);
3802 //emit_log_gte_stall(i, 0, reglist);
3803 host_tempreg_release();
3804}
3805
8062d65a 3806static void cop2_get_dreg(u_int copr,signed char tl,signed char temp)
3807{
3808 switch (copr) {
3809 case 1:
3810 case 3:
3811 case 5:
3812 case 8:
3813 case 9:
3814 case 10:
3815 case 11:
3816 emit_readword(&reg_cop2d[copr],tl);
3817 emit_signextend16(tl,tl);
3818 emit_writeword(tl,&reg_cop2d[copr]); // hmh
3819 break;
3820 case 7:
3821 case 16:
3822 case 17:
3823 case 18:
3824 case 19:
3825 emit_readword(&reg_cop2d[copr],tl);
3826 emit_andimm(tl,0xffff,tl);
3827 emit_writeword(tl,&reg_cop2d[copr]);
3828 break;
3829 case 15:
3830 emit_readword(&reg_cop2d[14],tl); // SXY2
3831 emit_writeword(tl,&reg_cop2d[copr]);
3832 break;
3833 case 28:
3834 case 29:
3968e69e 3835 c2op_mfc2_29_assemble(tl,temp);
8062d65a 3836 break;
3837 default:
3838 emit_readword(&reg_cop2d[copr],tl);
3839 break;
3840 }
3841}
3842
3843static void cop2_put_dreg(u_int copr,signed char sl,signed char temp)
3844{
3845 switch (copr) {
3846 case 15:
3847 emit_readword(&reg_cop2d[13],temp); // SXY1
3848 emit_writeword(sl,&reg_cop2d[copr]);
3849 emit_writeword(temp,&reg_cop2d[12]); // SXY0
3850 emit_readword(&reg_cop2d[14],temp); // SXY2
3851 emit_writeword(sl,&reg_cop2d[14]);
3852 emit_writeword(temp,&reg_cop2d[13]); // SXY1
3853 break;
3854 case 28:
3855 emit_andimm(sl,0x001f,temp);
3856 emit_shlimm(temp,7,temp);
3857 emit_writeword(temp,&reg_cop2d[9]);
3858 emit_andimm(sl,0x03e0,temp);
3859 emit_shlimm(temp,2,temp);
3860 emit_writeword(temp,&reg_cop2d[10]);
3861 emit_andimm(sl,0x7c00,temp);
3862 emit_shrimm(temp,3,temp);
3863 emit_writeword(temp,&reg_cop2d[11]);
3864 emit_writeword(sl,&reg_cop2d[28]);
3865 break;
3866 case 30:
3968e69e 3867 emit_xorsar_imm(sl,sl,31,temp);
be516ebe 3868#if defined(HAVE_ARMV5) || defined(__aarch64__)
8062d65a 3869 emit_clz(temp,temp);
3870#else
3871 emit_movs(temp,HOST_TEMPREG);
3872 emit_movimm(0,temp);
3873 emit_jeq((int)out+4*4);
3874 emit_addpl_imm(temp,1,temp);
3875 emit_lslpls_imm(HOST_TEMPREG,1,HOST_TEMPREG);
3876 emit_jns((int)out-2*4);
3877#endif
3878 emit_writeword(sl,&reg_cop2d[30]);
3879 emit_writeword(temp,&reg_cop2d[31]);
3880 break;
3881 case 31:
3882 break;
3883 default:
3884 emit_writeword(sl,&reg_cop2d[copr]);
3885 break;
3886 }
3887}
3888
2330734f 3889static void c2ls_assemble(int i, const struct regstat *i_regs, int ccadj_)
b9b61529 3890{
3891 int s,tl;
3892 int ar;
3893 int offset;
1fd1aceb 3894 int memtarget=0,c=0;
b14b6a8f 3895 void *jaddr2=NULL;
3896 enum stub_type type;
37387d8b 3897 int offset_reg = -1;
3898 int fastio_reg_override = -1;
81dbbf4c 3899 u_int reglist=get_host_reglist(i_regs->regmap);
b9b61529 3900 u_int copr=(source[i]>>16)&0x1f;
cf95b4f0 3901 s=get_reg(i_regs->regmap,dops[i].rs1);
b9b61529 3902 tl=get_reg(i_regs->regmap,FTEMP);
277718fa 3903 offset=cinfo[i].imm;
b9b61529 3904 assert(tl>=0);
b9b61529 3905
b9b61529 3906 if(i_regs->regmap[HOST_CCREG]==CCREG)
3907 reglist&=~(1<<HOST_CCREG);
3908
3909 // get the address
277718fa 3910 ar = cinfo[i].addr;
3911 assert(ar >= 0);
cf95b4f0 3912 if (dops[i].opcode==0x3a) { // SWC2
277718fa 3913 reglist |= 1<<ar;
b9b61529 3914 }
1fd1aceb 3915 if(s>=0) c=(i_regs->wasconst>>s)&1;
3916 memtarget=c&&(((signed int)(constmap[i][s]+offset))<(signed int)0x80000000+RAM_SIZE);
b9b61529 3917
32631e6a 3918 cop2_do_stall_check(0, i, i_regs, reglist);
3919
cf95b4f0 3920 if (dops[i].opcode==0x3a) { // SWC2
3968e69e 3921 cop2_get_dreg(copr,tl,-1);
1fd1aceb 3922 type=STOREW_STUB;
b9b61529 3923 }
1fd1aceb 3924 else
b9b61529 3925 type=LOADW_STUB;
1fd1aceb 3926
3927 if(c&&!memtarget) {
b14b6a8f 3928 jaddr2=out;
1fd1aceb 3929 emit_jmp(0); // inline_readstub/inline_writestub?
b9b61529 3930 }
1fd1aceb 3931 else {
3932 if(!c) {
37387d8b 3933 jaddr2 = emit_fastpath_cmp_jump(i, i_regs, ar,
277718fa 3934 &offset_reg, &fastio_reg_override, ccadj_);
37387d8b 3935 }
3936 else if (ram_offset && memtarget) {
3937 offset_reg = get_ro_reg(i_regs, 0);
3938 }
3939 switch (dops[i].opcode) {
3940 case 0x32: { // LWC2
3941 int a = ar;
3942 if (fastio_reg_override >= 0)
3943 a = fastio_reg_override;
3944 do_load_word(a, tl, offset_reg);
3945 break;
1fd1aceb 3946 }
37387d8b 3947 case 0x3a: { // SWC2
1fd1aceb 3948 #ifdef DESTRUCTIVE_SHIFT
3949 if(!offset&&!c&&s>=0) emit_mov(s,ar);
3950 #endif
37387d8b 3951 int a = ar;
3952 if (fastio_reg_override >= 0)
3953 a = fastio_reg_override;
3954 do_store_word(a, 0, tl, offset_reg, 1);
3955 break;
3956 }
3957 default:
3958 assert(0);
1fd1aceb 3959 }
b9b61529 3960 }
37387d8b 3961 if (fastio_reg_override == HOST_TEMPREG || offset_reg == HOST_TEMPREG)
d1e4ebd9 3962 host_tempreg_release();
b9b61529 3963 if(jaddr2)
2330734f 3964 add_stub_r(type,jaddr2,out,i,ar,i_regs,ccadj_,reglist);
cf95b4f0 3965 if(dops[i].opcode==0x3a) // SWC2
9b495f6e 3966 do_store_smc_check(i, i_regs, reglist, ar);
cf95b4f0 3967 if (dops[i].opcode==0x32) { // LWC2
d1e4ebd9 3968 host_tempreg_acquire();
b9b61529 3969 cop2_put_dreg(copr,tl,HOST_TEMPREG);
d1e4ebd9 3970 host_tempreg_release();
b9b61529 3971 }
3972}
3973
81dbbf4c 3974static void cop2_assemble(int i, const struct regstat *i_regs)
8062d65a 3975{
81dbbf4c 3976 u_int copr = (source[i]>>11) & 0x1f;
9de8a0c3 3977 signed char temp = get_reg_temp(i_regs->regmap);
81dbbf4c 3978
32631e6a 3979 if (!HACK_ENABLED(NDHACK_NO_STALLS)) {
3980 u_int reglist = reglist_exclude(get_host_reglist(i_regs->regmap), temp, -1);
cf95b4f0 3981 if (dops[i].opcode2 == 0 || dops[i].opcode2 == 2) { // MFC2/CFC2
3982 signed char tl = get_reg(i_regs->regmap, dops[i].rt1);
32631e6a 3983 reglist = reglist_exclude(reglist, tl, -1);
81dbbf4c 3984 }
32631e6a 3985 cop2_do_stall_check(0, i, i_regs, reglist);
81dbbf4c 3986 }
cf95b4f0 3987 if (dops[i].opcode2==0) { // MFC2
a5cd72d0 3988 signed char tl=get_reg_w(i_regs->regmap, dops[i].rt1);
cf95b4f0 3989 if(tl>=0&&dops[i].rt1!=0)
8062d65a 3990 cop2_get_dreg(copr,tl,temp);
3991 }
cf95b4f0 3992 else if (dops[i].opcode2==4) { // MTC2
3993 signed char sl=get_reg(i_regs->regmap,dops[i].rs1);
8062d65a 3994 cop2_put_dreg(copr,sl,temp);
3995 }
cf95b4f0 3996 else if (dops[i].opcode2==2) // CFC2
8062d65a 3997 {
a5cd72d0 3998 signed char tl=get_reg_w(i_regs->regmap, dops[i].rt1);
cf95b4f0 3999 if(tl>=0&&dops[i].rt1!=0)
8062d65a 4000 emit_readword(&reg_cop2c[copr],tl);
4001 }
cf95b4f0 4002 else if (dops[i].opcode2==6) // CTC2
8062d65a 4003 {
cf95b4f0 4004 signed char sl=get_reg(i_regs->regmap,dops[i].rs1);
8062d65a 4005 switch(copr) {
4006 case 4:
4007 case 12:
4008 case 20:
4009 case 26:
4010 case 27:
4011 case 29:
4012 case 30:
4013 emit_signextend16(sl,temp);
4014 break;
4015 case 31:
3968e69e 4016 c2op_ctc2_31_assemble(sl,temp);
8062d65a 4017 break;
4018 default:
4019 temp=sl;
4020 break;
4021 }
4022 emit_writeword(temp,&reg_cop2c[copr]);
4023 assert(sl>=0);
4024 }
4025}
4026
3968e69e 4027static void do_unalignedwritestub(int n)
4028{
4029 assem_debug("do_unalignedwritestub %x\n",start+stubs[n].a*4);
4030 literal_pool(256);
4031 set_jump_target(stubs[n].addr, out);
4032
4033 int i=stubs[n].a;
4034 struct regstat *i_regs=(struct regstat *)stubs[n].c;
4035 int addr=stubs[n].b;
4036 u_int reglist=stubs[n].e;
4037 signed char *i_regmap=i_regs->regmap;
4038 int temp2=get_reg(i_regmap,FTEMP);
4039 int rt;
cf95b4f0 4040 rt=get_reg(i_regmap,dops[i].rs2);
3968e69e 4041 assert(rt>=0);
4042 assert(addr>=0);
cf95b4f0 4043 assert(dops[i].opcode==0x2a||dops[i].opcode==0x2e); // SWL/SWR only implemented
3968e69e 4044 reglist|=(1<<addr);
4045 reglist&=~(1<<temp2);
4046
3968e69e 4047 // don't bother with it and call write handler
4048 save_regs(reglist);
4049 pass_args(addr,rt);
4050 int cc=get_reg(i_regmap,CCREG);
4051 if(cc<0)
4052 emit_loadreg(CCREG,2);
2330734f 4053 emit_addimm(cc<0?2:cc,(int)stubs[n].d+1,2);
de6dbc52 4054 emit_movimm(start + i*4,3);
4055 emit_writeword(3,&psxRegs.pc);
cf95b4f0 4056 emit_far_call((dops[i].opcode==0x2a?jump_handle_swl:jump_handle_swr));
2330734f 4057 emit_addimm(0,-((int)stubs[n].d+1),cc<0?2:cc);
3968e69e 4058 if(cc<0)
4059 emit_storereg(CCREG,2);
4060 restore_regs(reglist);
4061 emit_jmp(stubs[n].retaddr); // return address
3968e69e 4062}
4063
a5cd72d0 4064static void do_overflowstub(int n)
4065{
4066 assem_debug("do_overflowstub %x\n", start + (u_int)stubs[n].a * 4);
4067 literal_pool(24);
4068 int i = stubs[n].a;
4069 struct regstat *i_regs = (struct regstat *)stubs[n].c;
4070 int ccadj = stubs[n].d;
4071 set_jump_target(stubs[n].addr, out);
4072 wb_dirtys(regs[i].regmap, regs[i].dirty);
4073 exception_assemble(i, i_regs, ccadj);
4074}
4075
277718fa 4076static void do_alignmentstub(int n)
4077{
4078 assem_debug("do_alignmentstub %x\n", start + (u_int)stubs[n].a * 4);
4079 literal_pool(24);
4080 int i = stubs[n].a;
4081 struct regstat *i_regs = (struct regstat *)stubs[n].c;
4082 int ccadj = stubs[n].d;
4083 int is_store = dops[i].itype == STORE || dops[i].opcode == 0x3A; // SWC2
4084 int cause = (dops[i].opcode & 3) << 28;
4085 cause |= is_store ? (R3000E_AdES << 2) : (R3000E_AdEL << 2);
4086 set_jump_target(stubs[n].addr, out);
4087 wb_dirtys(regs[i].regmap, regs[i].dirty);
4088 if (stubs[n].b != 1)
4089 emit_mov(stubs[n].b, 1); // faulting address
4090 emit_movimm(cause, 0);
4091 exception_assemble(i, i_regs, ccadj);
4092}
4093
57871462 4094#ifndef multdiv_assemble
4095void multdiv_assemble(int i,struct regstat *i_regs)
4096{
4097 printf("Need multdiv_assemble for this architecture.\n");
7c3a5182 4098 abort();
57871462 4099}
4100#endif
4101
2330734f 4102static void mov_assemble(int i, const struct regstat *i_regs)
57871462 4103{
cf95b4f0 4104 //if(dops[i].opcode2==0x10||dops[i].opcode2==0x12) { // MFHI/MFLO
4105 //if(dops[i].opcode2==0x11||dops[i].opcode2==0x13) { // MTHI/MTLO
4106 if(dops[i].rt1) {
7c3a5182 4107 signed char sl,tl;
a5cd72d0 4108 tl=get_reg_w(i_regs->regmap, dops[i].rt1);
57871462 4109 //assert(tl>=0);
4110 if(tl>=0) {
cf95b4f0 4111 sl=get_reg(i_regs->regmap,dops[i].rs1);
57871462 4112 if(sl>=0) emit_mov(sl,tl);
cf95b4f0 4113 else emit_loadreg(dops[i].rs1,tl);
57871462 4114 }
4115 }
cf95b4f0 4116 if (dops[i].rs1 == HIREG || dops[i].rs1 == LOREG) // MFHI/MFLO
32631e6a 4117 multdiv_do_stall(i, i_regs);
57871462 4118}
4119
3968e69e 4120// call interpreter, exception handler, things that change pc/regs/cycles ...
2330734f 4121static void call_c_cpu_handler(int i, const struct regstat *i_regs, int ccadj_, u_int pc, void *func)
57871462 4122{
4123 signed char ccreg=get_reg(i_regs->regmap,CCREG);
4124 assert(ccreg==HOST_CCREG);
4125 assert(!is_delayslot);
581335b0 4126 (void)ccreg;
3968e69e 4127
4128 emit_movimm(pc,3); // Get PC
4129 emit_readword(&last_count,2);
4130 emit_writeword(3,&psxRegs.pc);
2330734f 4131 emit_addimm(HOST_CCREG,ccadj_,HOST_CCREG);
3968e69e 4132 emit_add(2,HOST_CCREG,2);
4133 emit_writeword(2,&psxRegs.cycle);
bc7c5acb 4134 emit_addimm_ptr(FP,(u_char *)&psxRegs - (u_char *)&dynarec_local,0);
2a014d73 4135 emit_far_call(func);
4136 emit_far_jump(jump_to_new_pc);
3968e69e 4137}
4138
a5cd72d0 4139static void exception_assemble(int i, const struct regstat *i_regs, int ccadj_)
3968e69e 4140{
d1150cd6 4141 // 'break' tends to be littered around to catch things like
4142 // division by 0 and is almost never executed, so don't emit much code here
a5cd72d0 4143 void *func;
4144 if (dops[i].itype == ALU || dops[i].itype == IMM16)
4145 func = is_delayslot ? jump_overflow_ds : jump_overflow;
277718fa 4146 else if (dops[i].itype == LOAD || dops[i].itype == STORE)
4147 func = is_delayslot ? jump_addrerror_ds : jump_addrerror;
a5cd72d0 4148 else if (dops[i].opcode2 == 0x0C)
4149 func = is_delayslot ? jump_syscall_ds : jump_syscall;
4150 else
4151 func = is_delayslot ? jump_break_ds : jump_break;
277718fa 4152 if (get_reg(i_regs->regmap, CCREG) != HOST_CCREG) // evicted
4153 emit_loadreg(CCREG, HOST_CCREG);
d1150cd6 4154 emit_movimm(start + i*4, 2); // pc
4155 emit_addimm(HOST_CCREG, ccadj_ + CLOCK_ADJUST(1), HOST_CCREG);
4156 emit_far_jump(func);
7139f3c8 4157}
4158
bc7c5acb 4159static void hlecall_bad()
4160{
a5cd72d0 4161 assert(0);
bc7c5acb 4162}
4163
2330734f 4164static void hlecall_assemble(int i, const struct regstat *i_regs, int ccadj_)
7139f3c8 4165{
bc7c5acb 4166 void *hlefunc = hlecall_bad;
dd79da89 4167 uint32_t hleCode = source[i] & 0x03ffffff;
3968e69e 4168 if (hleCode < ARRAY_SIZE(psxHLEt))
4169 hlefunc = psxHLEt[hleCode];
4170
2330734f 4171 call_c_cpu_handler(i, i_regs, ccadj_, start + i*4+4, hlefunc);
57871462 4172}
4173
2330734f 4174static void intcall_assemble(int i, const struct regstat *i_regs, int ccadj_)
1e973cb0 4175{
2330734f 4176 call_c_cpu_handler(i, i_regs, ccadj_, start + i*4, execI);
1e973cb0 4177}
4178
8062d65a 4179static void speculate_mov(int rs,int rt)
4180{
4181 if(rt!=0) {
4182 smrv_strong_next|=1<<rt;
4183 smrv[rt]=smrv[rs];
4184 }
4185}
4186
4187static void speculate_mov_weak(int rs,int rt)
4188{
4189 if(rt!=0) {
4190 smrv_weak_next|=1<<rt;
4191 smrv[rt]=smrv[rs];
4192 }
4193}
4194
4195static void speculate_register_values(int i)
4196{
4197 if(i==0) {
4198 memcpy(smrv,psxRegs.GPR.r,sizeof(smrv));
4199 // gp,sp are likely to stay the same throughout the block
4200 smrv_strong_next=(1<<28)|(1<<29)|(1<<30);
4201 smrv_weak_next=~smrv_strong_next;
4202 //printf(" llr %08x\n", smrv[4]);
4203 }
4204 smrv_strong=smrv_strong_next;
4205 smrv_weak=smrv_weak_next;
cf95b4f0 4206 switch(dops[i].itype) {
8062d65a 4207 case ALU:
cf95b4f0 4208 if ((smrv_strong>>dops[i].rs1)&1) speculate_mov(dops[i].rs1,dops[i].rt1);
4209 else if((smrv_strong>>dops[i].rs2)&1) speculate_mov(dops[i].rs2,dops[i].rt1);
4210 else if((smrv_weak>>dops[i].rs1)&1) speculate_mov_weak(dops[i].rs1,dops[i].rt1);
4211 else if((smrv_weak>>dops[i].rs2)&1) speculate_mov_weak(dops[i].rs2,dops[i].rt1);
8062d65a 4212 else {
cf95b4f0 4213 smrv_strong_next&=~(1<<dops[i].rt1);
4214 smrv_weak_next&=~(1<<dops[i].rt1);
8062d65a 4215 }
4216 break;
4217 case SHIFTIMM:
cf95b4f0 4218 smrv_strong_next&=~(1<<dops[i].rt1);
4219 smrv_weak_next&=~(1<<dops[i].rt1);
8062d65a 4220 // fallthrough
4221 case IMM16:
cf95b4f0 4222 if(dops[i].rt1&&is_const(&regs[i],dops[i].rt1)) {
de6dbc52 4223 int hr = get_reg_w(regs[i].regmap, dops[i].rt1);
4224 u_int value;
8062d65a 4225 if(hr>=0) {
4226 if(get_final_value(hr,i,&value))
cf95b4f0 4227 smrv[dops[i].rt1]=value;
4228 else smrv[dops[i].rt1]=constmap[i][hr];
4229 smrv_strong_next|=1<<dops[i].rt1;
8062d65a 4230 }
4231 }
4232 else {
cf95b4f0 4233 if ((smrv_strong>>dops[i].rs1)&1) speculate_mov(dops[i].rs1,dops[i].rt1);
4234 else if((smrv_weak>>dops[i].rs1)&1) speculate_mov_weak(dops[i].rs1,dops[i].rt1);
8062d65a 4235 }
4236 break;
4237 case LOAD:
cf95b4f0 4238 if(start<0x2000&&(dops[i].rt1==26||(smrv[dops[i].rt1]>>24)==0xa0)) {
8062d65a 4239 // special case for BIOS
cf95b4f0 4240 smrv[dops[i].rt1]=0xa0000000;
4241 smrv_strong_next|=1<<dops[i].rt1;
8062d65a 4242 break;
4243 }
4244 // fallthrough
4245 case SHIFT:
4246 case LOADLR:
4247 case MOV:
cf95b4f0 4248 smrv_strong_next&=~(1<<dops[i].rt1);
4249 smrv_weak_next&=~(1<<dops[i].rt1);
8062d65a 4250 break;
4251 case COP0:
4252 case COP2:
cf95b4f0 4253 if(dops[i].opcode2==0||dops[i].opcode2==2) { // MFC/CFC
4254 smrv_strong_next&=~(1<<dops[i].rt1);
4255 smrv_weak_next&=~(1<<dops[i].rt1);
8062d65a 4256 }
4257 break;
4258 case C2LS:
cf95b4f0 4259 if (dops[i].opcode==0x32) { // LWC2
4260 smrv_strong_next&=~(1<<dops[i].rt1);
4261 smrv_weak_next&=~(1<<dops[i].rt1);
8062d65a 4262 }
4263 break;
4264 }
4265#if 0
4266 int r=4;
4267 printf("x %08x %08x %d %d c %08x %08x\n",smrv[r],start+i*4,
4268 ((smrv_strong>>r)&1),(smrv_weak>>r)&1,regs[i].isconst,regs[i].wasconst);
4269#endif
4270}
4271
2330734f 4272static void ujump_assemble(int i, const struct regstat *i_regs);
4273static void rjump_assemble(int i, const struct regstat *i_regs);
4274static void cjump_assemble(int i, const struct regstat *i_regs);
4275static void sjump_assemble(int i, const struct regstat *i_regs);
2330734f 4276
4277static int assemble(int i, const struct regstat *i_regs, int ccadj_)
57871462 4278{
2330734f 4279 int ds = 0;
4280 switch (dops[i].itype) {
57871462 4281 case ALU:
a5cd72d0 4282 alu_assemble(i, i_regs, ccadj_);
2330734f 4283 break;
57871462 4284 case IMM16:
a5cd72d0 4285 imm16_assemble(i, i_regs, ccadj_);
2330734f 4286 break;
57871462 4287 case SHIFT:
2330734f 4288 shift_assemble(i, i_regs);
4289 break;
57871462 4290 case SHIFTIMM:
2330734f 4291 shiftimm_assemble(i, i_regs);
4292 break;
57871462 4293 case LOAD:
2330734f 4294 load_assemble(i, i_regs, ccadj_);
4295 break;
57871462 4296 case LOADLR:
2330734f 4297 loadlr_assemble(i, i_regs, ccadj_);
4298 break;
57871462 4299 case STORE:
2330734f 4300 store_assemble(i, i_regs, ccadj_);
4301 break;
57871462 4302 case STORELR:
2330734f 4303 storelr_assemble(i, i_regs, ccadj_);
4304 break;
57871462 4305 case COP0:
2330734f 4306 cop0_assemble(i, i_regs, ccadj_);
4307 break;
a5cd72d0 4308 case RFE:
277718fa 4309 rfe_assemble(i, i_regs);
2330734f 4310 break;
b9b61529 4311 case COP2:
2330734f 4312 cop2_assemble(i, i_regs);
4313 break;
b9b61529 4314 case C2LS:
2330734f 4315 c2ls_assemble(i, i_regs, ccadj_);
4316 break;
b9b61529 4317 case C2OP:
2330734f 4318 c2op_assemble(i, i_regs);
4319 break;
57871462 4320 case MULTDIV:
2330734f 4321 multdiv_assemble(i, i_regs);
4322 multdiv_prepare_stall(i, i_regs, ccadj_);
32631e6a 4323 break;
57871462 4324 case MOV:
2330734f 4325 mov_assemble(i, i_regs);
4326 break;
4327 case SYSCALL:
a5cd72d0 4328 exception_assemble(i, i_regs, ccadj_);
2330734f 4329 break;
4330 case HLECALL:
4331 hlecall_assemble(i, i_regs, ccadj_);
4332 break;
4333 case INTCALL:
4334 intcall_assemble(i, i_regs, ccadj_);
4335 break;
4336 case UJUMP:
4337 ujump_assemble(i, i_regs);
4338 ds = 1;
4339 break;
4340 case RJUMP:
4341 rjump_assemble(i, i_regs);
4342 ds = 1;
4343 break;
4344 case CJUMP:
4345 cjump_assemble(i, i_regs);
4346 ds = 1;
4347 break;
4348 case SJUMP:
4349 sjump_assemble(i, i_regs);
4350 ds = 1;
4351 break;
24058131 4352 case NOP:
2330734f 4353 case OTHER:
2330734f 4354 // not handled, just skip
4355 break;
4356 default:
4357 assert(0);
4358 }
4359 return ds;
4360}
4361
4362static void ds_assemble(int i, const struct regstat *i_regs)
4363{
4364 speculate_register_values(i);
4365 is_delayslot = 1;
4366 switch (dops[i].itype) {
57871462 4367 case SYSCALL:
7139f3c8 4368 case HLECALL:
1e973cb0 4369 case INTCALL:
57871462 4370 case UJUMP:
4371 case RJUMP:
4372 case CJUMP:
4373 case SJUMP:
c43b5311 4374 SysPrintf("Jump in the delay slot. This is probably a bug.\n");
2330734f 4375 break;
4376 default:
277718fa 4377 assemble(i, i_regs, cinfo[i].ccadj);
57871462 4378 }
2330734f 4379 is_delayslot = 0;
57871462 4380}
4381
4382// Is the branch target a valid internal jump?
ad49de89 4383static int internal_branch(int addr)
57871462 4384{
4385 if(addr&1) return 0; // Indirect (register) jump
4386 if(addr>=start && addr<start+slen*4-4)
4387 {
71e490c5 4388 return 1;
57871462 4389 }
4390 return 0;
4391}
4392
ad49de89 4393static void wb_invalidate(signed char pre[],signed char entry[],uint64_t dirty,uint64_t u)
57871462 4394{
4395 int hr;
4396 for(hr=0;hr<HOST_REGS;hr++) {
4397 if(hr!=EXCLUDE_REG) {
4398 if(pre[hr]!=entry[hr]) {
4399 if(pre[hr]>=0) {
4400 if((dirty>>hr)&1) {
4401 if(get_reg(entry,pre[hr])<0) {
00fa9369 4402 assert(pre[hr]<64);
4403 if(!((u>>pre[hr])&1))
4404 emit_storereg(pre[hr],hr);
57871462 4405 }
4406 }
4407 }
4408 }
4409 }
4410 }
4411 // Move from one register to another (no writeback)
4412 for(hr=0;hr<HOST_REGS;hr++) {
4413 if(hr!=EXCLUDE_REG) {
4414 if(pre[hr]!=entry[hr]) {
9de8a0c3 4415 if(pre[hr]>=0&&pre[hr]<TEMPREG) {
57871462 4416 int nr;
4417 if((nr=get_reg(entry,pre[hr]))>=0) {
4418 emit_mov(hr,nr);
4419 }
4420 }
4421 }
4422 }
4423 }
4424}
57871462 4425
4426// Load the specified registers
4427// This only loads the registers given as arguments because
4428// we don't want to load things that will be overwritten
53358c1d 4429static inline void load_reg(signed char entry[], signed char regmap[], int rs)
57871462 4430{
53358c1d 4431 int hr = get_reg(regmap, rs);
4432 if (hr >= 0 && entry[hr] != regmap[hr])
4433 emit_loadreg(regmap[hr], hr);
4434}
4435
4436static void load_regs(signed char entry[], signed char regmap[], int rs1, int rs2)
4437{
4438 load_reg(entry, regmap, rs1);
4439 if (rs1 != rs2)
4440 load_reg(entry, regmap, rs2);
57871462 4441}
4442
4443// Load registers prior to the start of a loop
4444// so that they are not loaded within the loop
4445static void loop_preload(signed char pre[],signed char entry[])
4446{
4447 int hr;
53358c1d 4448 for (hr = 0; hr < HOST_REGS; hr++) {
4449 int r = entry[hr];
4450 if (r >= 0 && pre[hr] != r && get_reg(pre, r) < 0) {
4451 assem_debug("loop preload:\n");
4452 if (r < TEMPREG)
4453 emit_loadreg(r, hr);
57871462 4454 }
4455 }
4456}
4457
4458// Generate address for load/store instruction
277718fa 4459// goes to AGEN (or temp) for writes, FTEMP for LOADLR and cop1/2 loads
4460// AGEN is assigned by pass5b_preallocate2
4149788d 4461static void address_generation(int i, const struct regstat *i_regs, signed char entry[])
57871462 4462{
37387d8b 4463 if (dops[i].is_load || dops[i].is_store) {
277718fa 4464 int ra = -1;
4465 int agr = AGEN1 + (i&1);
cf95b4f0 4466 if(dops[i].itype==LOAD) {
277718fa 4467 if (!dops[i].may_except)
4468 ra = get_reg_w(i_regs->regmap, dops[i].rt1); // reuse dest for agen
4469 if (ra < 0)
4470 ra = get_reg_temp(i_regs->regmap);
57871462 4471 }
cf95b4f0 4472 if(dops[i].itype==LOADLR) {
57871462 4473 ra=get_reg(i_regs->regmap,FTEMP);
4474 }
cf95b4f0 4475 if(dops[i].itype==STORE||dops[i].itype==STORELR) {
57871462 4476 ra=get_reg(i_regs->regmap,agr);
9de8a0c3 4477 if(ra<0) ra=get_reg_temp(i_regs->regmap);
57871462 4478 }
37387d8b 4479 if(dops[i].itype==C2LS) {
277718fa 4480 if (dops[i].opcode == 0x32) // LWC2
57871462 4481 ra=get_reg(i_regs->regmap,FTEMP);
277718fa 4482 else { // SWC2
57871462 4483 ra=get_reg(i_regs->regmap,agr);
9de8a0c3 4484 if(ra<0) ra=get_reg_temp(i_regs->regmap);
57871462 4485 }
4486 }
277718fa 4487 int rs = get_reg(i_regs->regmap, dops[i].rs1);
4488 //if(ra>=0)
4489 {
4490 int offset = cinfo[i].imm;
4491 int add_offset = offset != 0;
33a1eda1 4492 int c = rs >= 0 && ((i_regs->wasconst >> rs) & 1);
cf95b4f0 4493 if(dops[i].rs1==0) {
57871462 4494 // Using r0 as a base address
277718fa 4495 assert(ra >= 0);
57871462 4496 if(!entry||entry[ra]!=agr) {
cf95b4f0 4497 if (dops[i].opcode==0x22||dops[i].opcode==0x26) {
57871462 4498 emit_movimm(offset&0xFFFFFFFC,ra); // LWL/LWR
57871462 4499 }else{
4500 emit_movimm(offset,ra);
4501 }
4502 } // else did it in the previous cycle
277718fa 4503 cinfo[i].addr = ra;
4504 add_offset = 0;
4505 }
4506 else if (rs < 0) {
4507 assert(ra >= 0);
4508 if (!entry || entry[ra] != dops[i].rs1)
4509 emit_loadreg(dops[i].rs1, ra);
4510 cinfo[i].addr = ra;
cf95b4f0 4511 //if(!entry||entry[ra]!=dops[i].rs1)
57871462 4512 // printf("poor load scheduling!\n");
4513 }
4514 else if(c) {
cf95b4f0 4515 if(dops[i].rs1!=dops[i].rt1||dops[i].itype!=LOAD) {
277718fa 4516 assert(ra >= 0);
57871462 4517 if(!entry||entry[ra]!=agr) {
cf95b4f0 4518 if (dops[i].opcode==0x22||dops[i].opcode==0x26) {
57871462 4519 emit_movimm((constmap[i][rs]+offset)&0xFFFFFFFC,ra); // LWL/LWR
57871462 4520 }else{
57871462 4521 emit_movimm(constmap[i][rs]+offset,ra);
8575a877 4522 regs[i].loadedconst|=1<<ra;
57871462 4523 }
4524 } // else did it in the previous cycle
277718fa 4525 cinfo[i].addr = ra;
4526 }
4527 else // else load_consts already did it
4528 cinfo[i].addr = rs;
4529 add_offset = 0;
57871462 4530 }
277718fa 4531 else if (dops[i].itype == STORELR) { // overwrites addr
4532 assert(ra >= 0);
4533 assert(rs != ra);
4534 emit_mov(rs, ra);
4535 cinfo[i].addr = ra;
4536 }
4537 else
4538 cinfo[i].addr = rs;
4539 if (add_offset) {
4540 assert(ra >= 0);
57871462 4541 if(rs>=0) {
4542 emit_addimm(rs,offset,ra);
4543 }else{
4544 emit_addimm(ra,offset,ra);
4545 }
277718fa 4546 cinfo[i].addr = ra;
57871462 4547 }
4548 }
277718fa 4549 assert(cinfo[i].addr >= 0);
57871462 4550 }
4551 // Preload constants for next instruction
37387d8b 4552 if (dops[i+1].is_load || dops[i+1].is_store) {
57871462 4553 int agr,ra;
57871462 4554 // Actual address
4555 agr=AGEN1+((i+1)&1);
4556 ra=get_reg(i_regs->regmap,agr);
4557 if(ra>=0) {
cf95b4f0 4558 int rs=get_reg(regs[i+1].regmap,dops[i+1].rs1);
277718fa 4559 int offset=cinfo[i+1].imm;
57871462 4560 int c=(regs[i+1].wasconst>>rs)&1;
cf95b4f0 4561 if(c&&(dops[i+1].rs1!=dops[i+1].rt1||dops[i+1].itype!=LOAD)) {
4562 if (dops[i+1].opcode==0x22||dops[i+1].opcode==0x26) {
57871462 4563 emit_movimm((constmap[i+1][rs]+offset)&0xFFFFFFFC,ra); // LWL/LWR
cf95b4f0 4564 }else if (dops[i+1].opcode==0x1a||dops[i+1].opcode==0x1b) {
57871462 4565 emit_movimm((constmap[i+1][rs]+offset)&0xFFFFFFF8,ra); // LDL/LDR
4566 }else{
57871462 4567 emit_movimm(constmap[i+1][rs]+offset,ra);
8575a877 4568 regs[i+1].loadedconst|=1<<ra;
57871462 4569 }
4570 }
cf95b4f0 4571 else if(dops[i+1].rs1==0) {
57871462 4572 // Using r0 as a base address
cf95b4f0 4573 if (dops[i+1].opcode==0x22||dops[i+1].opcode==0x26) {
57871462 4574 emit_movimm(offset&0xFFFFFFFC,ra); // LWL/LWR
cf95b4f0 4575 }else if (dops[i+1].opcode==0x1a||dops[i+1].opcode==0x1b) {
57871462 4576 emit_movimm(offset&0xFFFFFFF8,ra); // LDL/LDR
4577 }else{
4578 emit_movimm(offset,ra);
4579 }
4580 }
4581 }
4582 }
4583}
4584
de6dbc52 4585static int get_final_value(int hr, int i, u_int *value)
57871462 4586{
4587 int reg=regs[i].regmap[hr];
4588 while(i<slen-1) {
4589 if(regs[i+1].regmap[hr]!=reg) break;
4590 if(!((regs[i+1].isconst>>hr)&1)) break;
cf95b4f0 4591 if(dops[i+1].bt) break;
57871462 4592 i++;
4593 }
4594 if(i<slen-1) {
fe807a8a 4595 if (dops[i].is_jump) {
57871462 4596 *value=constmap[i][hr];
4597 return 1;
4598 }
cf95b4f0 4599 if(!dops[i+1].bt) {
fe807a8a 4600 if (dops[i+1].is_jump) {
57871462 4601 // Load in delay slot, out-of-order execution
cf95b4f0 4602 if(dops[i+2].itype==LOAD&&dops[i+2].rs1==reg&&dops[i+2].rt1==reg&&((regs[i+1].wasconst>>hr)&1))
57871462 4603 {
57871462 4604 // Precompute load address
277718fa 4605 *value=constmap[i][hr]+cinfo[i+2].imm;
57871462 4606 return 1;
4607 }
4608 }
cf95b4f0 4609 if(dops[i+1].itype==LOAD&&dops[i+1].rs1==reg&&dops[i+1].rt1==reg)
57871462 4610 {
57871462 4611 // Precompute load address
277718fa 4612 *value=constmap[i][hr]+cinfo[i+1].imm;
4613 //printf("c=%x imm=%lx\n",(long)constmap[i][hr],cinfo[i+1].imm);
57871462 4614 return 1;
4615 }
4616 }
4617 }
4618 *value=constmap[i][hr];
643aeae3 4619 //printf("c=%lx\n",(long)constmap[i][hr]);
57871462 4620 if(i==slen-1) return 1;
00fa9369 4621 assert(reg < 64);
4622 return !((unneeded_reg[i+1]>>reg)&1);
57871462 4623}
4624
4625// Load registers with known constants
ad49de89 4626static void load_consts(signed char pre[],signed char regmap[],int i)
57871462 4627{
8575a877 4628 int hr,hr2;
4629 // propagate loaded constant flags
cf95b4f0 4630 if(i==0||dops[i].bt)
8575a877 4631 regs[i].loadedconst=0;
4632 else {
4633 for(hr=0;hr<HOST_REGS;hr++) {
4634 if(hr!=EXCLUDE_REG&&regmap[hr]>=0&&((regs[i-1].isconst>>hr)&1)&&pre[hr]==regmap[hr]
4635 &&regmap[hr]==regs[i-1].regmap[hr]&&((regs[i-1].loadedconst>>hr)&1))
4636 {
4637 regs[i].loadedconst|=1<<hr;
4638 }
4639 }
4640 }
57871462 4641 // Load 32-bit regs
4642 for(hr=0;hr<HOST_REGS;hr++) {
4643 if(hr!=EXCLUDE_REG&&regmap[hr]>=0) {
4644 //if(entry[hr]!=regmap[hr]) {
8575a877 4645 if(!((regs[i].loadedconst>>hr)&1)) {
ad49de89 4646 assert(regmap[hr]<64);
4647 if(((regs[i].isconst>>hr)&1)&&regmap[hr]>0) {
de6dbc52 4648 u_int value, similar=0;
57871462 4649 if(get_final_value(hr,i,&value)) {
8575a877 4650 // see if some other register has similar value
4651 for(hr2=0;hr2<HOST_REGS;hr2++) {
4652 if(hr2!=EXCLUDE_REG&&((regs[i].loadedconst>>hr2)&1)) {
4653 if(is_similar_value(value,constmap[i][hr2])) {
4654 similar=1;
4655 break;
4656 }
4657 }
4658 }
4659 if(similar) {
de6dbc52 4660 u_int value2;
8575a877 4661 if(get_final_value(hr2,i,&value2)) // is this needed?
4662 emit_movimm_from(value2,hr2,value,hr);
4663 else
4664 emit_movimm(value,hr);
4665 }
4666 else if(value==0) {
57871462 4667 emit_zeroreg(hr);
4668 }
4669 else {
4670 emit_movimm(value,hr);
4671 }
4672 }
8575a877 4673 regs[i].loadedconst|=1<<hr;
57871462 4674 }
4675 }
4676 }
4677 }
57871462 4678}
ad49de89 4679
2330734f 4680static void load_all_consts(const signed char regmap[], u_int dirty, int i)
57871462 4681{
4682 int hr;
4683 // Load 32-bit regs
4684 for(hr=0;hr<HOST_REGS;hr++) {
4685 if(hr!=EXCLUDE_REG&&regmap[hr]>=0&&((dirty>>hr)&1)) {
ad49de89 4686 assert(regmap[hr] < 64);
4687 if(((regs[i].isconst>>hr)&1)&&regmap[hr]>0) {
57871462 4688 int value=constmap[i][hr];
4689 if(value==0) {
4690 emit_zeroreg(hr);
4691 }
4692 else {
4693 emit_movimm(value,hr);
4694 }
4695 }
4696 }
4697 }
57871462 4698}
4699
4700// Write out all dirty registers (except cycle count)
2330734f 4701static void wb_dirtys(const signed char i_regmap[], uint64_t i_dirty)
57871462 4702{
4703 int hr;
4704 for(hr=0;hr<HOST_REGS;hr++) {
4705 if(hr!=EXCLUDE_REG) {
4706 if(i_regmap[hr]>0) {
4707 if(i_regmap[hr]!=CCREG) {
4708 if((i_dirty>>hr)&1) {
00fa9369 4709 assert(i_regmap[hr]<64);
4710 emit_storereg(i_regmap[hr],hr);
57871462 4711 }
4712 }
4713 }
4714 }
4715 }
4716}
ad49de89 4717
57871462 4718// Write out dirty registers that we need to reload (pair with load_needed_regs)
4719// This writes the registers not written by store_regs_bt
2330734f 4720static void wb_needed_dirtys(const signed char i_regmap[], uint64_t i_dirty, int addr)
57871462 4721{
4722 int hr;
4723 int t=(addr-start)>>2;
4724 for(hr=0;hr<HOST_REGS;hr++) {
4725 if(hr!=EXCLUDE_REG) {
4726 if(i_regmap[hr]>0) {
4727 if(i_regmap[hr]!=CCREG) {
ad49de89 4728 if(i_regmap[hr]==regs[t].regmap_entry[hr] && ((regs[t].dirty>>hr)&1)) {
57871462 4729 if((i_dirty>>hr)&1) {
00fa9369 4730 assert(i_regmap[hr]<64);
4731 emit_storereg(i_regmap[hr],hr);
57871462 4732 }
4733 }
4734 }
4735 }
4736 }
4737 }
4738}
4739
4740// Load all registers (except cycle count)
2330734f 4741static void load_all_regs(const signed char i_regmap[])
57871462 4742{
4743 int hr;
4744 for(hr=0;hr<HOST_REGS;hr++) {
4745 if(hr!=EXCLUDE_REG) {
4746 if(i_regmap[hr]==0) {
4747 emit_zeroreg(hr);
4748 }
4749 else
9de8a0c3 4750 if(i_regmap[hr]>0 && i_regmap[hr]<TEMPREG && i_regmap[hr]!=CCREG)
57871462 4751 {
4752 emit_loadreg(i_regmap[hr],hr);
4753 }
4754 }
4755 }
4756}
4757
4758// Load all current registers also needed by next instruction
2330734f 4759static void load_needed_regs(const signed char i_regmap[], const signed char next_regmap[])
57871462 4760{
4761 int hr;
4762 for(hr=0;hr<HOST_REGS;hr++) {
4763 if(hr!=EXCLUDE_REG) {
4764 if(get_reg(next_regmap,i_regmap[hr])>=0) {
4765 if(i_regmap[hr]==0) {
4766 emit_zeroreg(hr);
4767 }
4768 else
9de8a0c3 4769 if(i_regmap[hr]>0 && i_regmap[hr]<TEMPREG && i_regmap[hr]!=CCREG)
57871462 4770 {
4771 emit_loadreg(i_regmap[hr],hr);
4772 }
4773 }
4774 }
4775 }
4776}
4777
4778// Load all regs, storing cycle count if necessary
2330734f 4779static void load_regs_entry(int t)
57871462 4780{
4781 int hr;
cf95b4f0 4782 if(dops[t].is_ds) emit_addimm(HOST_CCREG,CLOCK_ADJUST(1),HOST_CCREG);
277718fa 4783 else if(cinfo[t].ccadj) emit_addimm(HOST_CCREG,-cinfo[t].ccadj,HOST_CCREG);
57871462 4784 if(regs[t].regmap_entry[HOST_CCREG]!=CCREG) {
4785 emit_storereg(CCREG,HOST_CCREG);
4786 }
4787 // Load 32-bit regs
4788 for(hr=0;hr<HOST_REGS;hr++) {
ea3d2e6e 4789 if(regs[t].regmap_entry[hr]>=0&&regs[t].regmap_entry[hr]<TEMPREG) {
57871462 4790 if(regs[t].regmap_entry[hr]==0) {
4791 emit_zeroreg(hr);
4792 }
4793 else if(regs[t].regmap_entry[hr]!=CCREG)
4794 {
4795 emit_loadreg(regs[t].regmap_entry[hr],hr);
4796 }
4797 }
4798 }
57871462 4799}
4800
4801// Store dirty registers prior to branch
4149788d 4802static void store_regs_bt(signed char i_regmap[],uint64_t i_dirty,int addr)
57871462 4803{
ad49de89 4804 if(internal_branch(addr))
57871462 4805 {
4806 int t=(addr-start)>>2;
4807 int hr;
4808 for(hr=0;hr<HOST_REGS;hr++) {
4809 if(hr!=EXCLUDE_REG) {
4810 if(i_regmap[hr]>0 && i_regmap[hr]!=CCREG) {
ad49de89 4811 if(i_regmap[hr]!=regs[t].regmap_entry[hr] || !((regs[t].dirty>>hr)&1)) {
57871462 4812 if((i_dirty>>hr)&1) {
00fa9369 4813 assert(i_regmap[hr]<64);
4814 if(!((unneeded_reg[t]>>i_regmap[hr])&1))
4815 emit_storereg(i_regmap[hr],hr);
57871462 4816 }
4817 }
4818 }
4819 }
4820 }
4821 }
4822 else
4823 {
4824 // Branch out of this block, write out all dirty regs
ad49de89 4825 wb_dirtys(i_regmap,i_dirty);
57871462 4826 }
4827}
4828
4829// Load all needed registers for branch target
ad49de89 4830static void load_regs_bt(signed char i_regmap[],uint64_t i_dirty,int addr)
57871462 4831{
4832 //if(addr>=start && addr<(start+slen*4))
ad49de89 4833 if(internal_branch(addr))
57871462 4834 {
4835 int t=(addr-start)>>2;
4836 int hr;
4837 // Store the cycle count before loading something else
4838 if(i_regmap[HOST_CCREG]!=CCREG) {
4839 assert(i_regmap[HOST_CCREG]==-1);
4840 }
4841 if(regs[t].regmap_entry[HOST_CCREG]!=CCREG) {
4842 emit_storereg(CCREG,HOST_CCREG);
4843 }
4844 // Load 32-bit regs
4845 for(hr=0;hr<HOST_REGS;hr++) {
ea3d2e6e 4846 if(hr!=EXCLUDE_REG&&regs[t].regmap_entry[hr]>=0&&regs[t].regmap_entry[hr]<TEMPREG) {
00fa9369 4847 if(i_regmap[hr]!=regs[t].regmap_entry[hr]) {
57871462 4848 if(regs[t].regmap_entry[hr]==0) {
4849 emit_zeroreg(hr);
4850 }
4851 else if(regs[t].regmap_entry[hr]!=CCREG)
4852 {
4853 emit_loadreg(regs[t].regmap_entry[hr],hr);
4854 }
4855 }
4856 }
4857 }
57871462 4858 }
4859}
4860
ad49de89 4861static int match_bt(signed char i_regmap[],uint64_t i_dirty,int addr)
57871462 4862{
4863 if(addr>=start && addr<start+slen*4-4)
4864 {
4865 int t=(addr-start)>>2;
4866 int hr;
4867 if(regs[t].regmap_entry[HOST_CCREG]!=CCREG) return 0;
4868 for(hr=0;hr<HOST_REGS;hr++)
4869 {
4870 if(hr!=EXCLUDE_REG)
4871 {
4872 if(i_regmap[hr]!=regs[t].regmap_entry[hr])
4873 {
ea3d2e6e 4874 if(regs[t].regmap_entry[hr]>=0&&(regs[t].regmap_entry[hr]|64)<TEMPREG+64)
57871462 4875 {
4876 return 0;
4877 }
9f51b4b9 4878 else
57871462 4879 if((i_dirty>>hr)&1)
4880 {
ea3d2e6e 4881 if(i_regmap[hr]<TEMPREG)
57871462 4882 {
4883 if(!((unneeded_reg[t]>>i_regmap[hr])&1))
4884 return 0;
4885 }
ea3d2e6e 4886 else if(i_regmap[hr]>=64&&i_regmap[hr]<TEMPREG+64)
57871462 4887 {
00fa9369 4888 assert(0);
57871462 4889 }
4890 }
4891 }
4892 else // Same register but is it 32-bit or dirty?
4893 if(i_regmap[hr]>=0)
4894 {
4895 if(!((regs[t].dirty>>hr)&1))
4896 {
4897 if((i_dirty>>hr)&1)
4898 {
4899 if(!((unneeded_reg[t]>>i_regmap[hr])&1))
4900 {
4901 //printf("%x: dirty no match\n",addr);
4902 return 0;
4903 }
4904 }
4905 }
57871462 4906 }
4907 }
4908 }
57871462 4909 // Delay slots are not valid branch targets
fe807a8a 4910 //if(t>0&&(dops[t-1].is_jump) return 0;
57871462 4911 // Delay slots require additional processing, so do not match
cf95b4f0 4912 if(dops[t].is_ds) return 0;
57871462 4913 }
4914 else
4915 {
4916 int hr;
4917 for(hr=0;hr<HOST_REGS;hr++)
4918 {
4919 if(hr!=EXCLUDE_REG)
4920 {
4921 if(i_regmap[hr]>=0)
4922 {
4923 if(hr!=HOST_CCREG||i_regmap[hr]!=CCREG)
4924 {
4925 if((i_dirty>>hr)&1)
4926 {
4927 return 0;
4928 }
4929 }
4930 }
4931 }
4932 }
4933 }
4934 return 1;
4935}
4936
dd114d7d 4937#ifdef DRC_DBG
2330734f 4938static void drc_dbg_emit_do_cmp(int i, int ccadj_)
dd114d7d 4939{
4940 extern void do_insn_cmp();
3968e69e 4941 //extern int cycle;
81dbbf4c 4942 u_int hr, reglist = get_host_reglist(regs[i].regmap);
33a1eda1 4943 reglist |= get_host_reglist(regs[i].regmap_entry);
4944 reglist &= DRC_DBG_REGMASK;
dd114d7d 4945
40fca85b 4946 assem_debug("//do_insn_cmp %08x\n", start+i*4);
dd114d7d 4947 save_regs(reglist);
40fca85b 4948 // write out changed consts to match the interpreter
cf95b4f0 4949 if (i > 0 && !dops[i].bt) {
40fca85b 4950 for (hr = 0; hr < HOST_REGS; hr++) {
2330734f 4951 int reg = regs[i].regmap_entry[hr]; // regs[i-1].regmap[hr];
277718fa 4952 if (hr == EXCLUDE_REG || reg <= 0)
40fca85b 4953 continue;
4954 if (!((regs[i-1].isconst >> hr) & 1))
4955 continue;
4956 if (i > 1 && reg == regs[i-2].regmap[hr] && constmap[i-1][hr] == constmap[i-2][hr])
4957 continue;
4958 emit_movimm(constmap[i-1][hr],0);
4959 emit_storereg(reg, 0);
4960 }
4961 }
dd114d7d 4962 emit_movimm(start+i*4,0);
643aeae3 4963 emit_writeword(0,&pcaddr);
2330734f 4964 int cc = get_reg(regs[i].regmap_entry, CCREG);
4965 if (cc < 0)
4966 emit_loadreg(CCREG, cc = 0);
4967 emit_addimm(cc, ccadj_, 0);
4968 emit_writeword(0, &psxRegs.cycle);
2a014d73 4969 emit_far_call(do_insn_cmp);
643aeae3 4970 //emit_readword(&cycle,0);
dd114d7d 4971 //emit_addimm(0,2,0);
643aeae3 4972 //emit_writeword(0,&cycle);
3968e69e 4973 (void)get_reg2;
dd114d7d 4974 restore_regs(reglist);
40fca85b 4975 assem_debug("\\\\do_insn_cmp\n");
dd114d7d 4976}
4977#else
2330734f 4978#define drc_dbg_emit_do_cmp(x,y)
dd114d7d 4979#endif
4980
57871462 4981// Used when a branch jumps into the delay slot of another branch
7c3a5182 4982static void ds_assemble_entry(int i)
57871462 4983{
277718fa 4984 int t = (cinfo[i].ba - start) >> 2;
2330734f 4985 int ccadj_ = -CLOCK_ADJUST(1);
df4dc2b1 4986 if (!instr_addr[t])
4987 instr_addr[t] = out;
277718fa 4988 assem_debug("Assemble delay slot at %x\n",cinfo[i].ba);
57871462 4989 assem_debug("<->\n");
2330734f 4990 drc_dbg_emit_do_cmp(t, ccadj_);
57871462 4991 if(regs[t].regmap_entry[HOST_CCREG]==CCREG&&regs[t].regmap[HOST_CCREG]!=CCREG)
ad49de89 4992 wb_register(CCREG,regs[t].regmap_entry,regs[t].wasdirty);
cf95b4f0 4993 load_regs(regs[t].regmap_entry,regs[t].regmap,dops[t].rs1,dops[t].rs2);
57871462 4994 address_generation(t,&regs[t],regs[t].regmap_entry);
37387d8b 4995 if (ram_offset && (dops[t].is_load || dops[t].is_store))
53358c1d 4996 load_reg(regs[t].regmap_entry,regs[t].regmap,ROREG);
37387d8b 4997 if (dops[t].is_store)
53358c1d 4998 load_reg(regs[t].regmap_entry,regs[t].regmap,INVCP);
57871462 4999 is_delayslot=0;
2330734f 5000 switch (dops[t].itype) {
57871462 5001 case SYSCALL:
7139f3c8 5002 case HLECALL:
1e973cb0 5003 case INTCALL:
57871462 5004 case UJUMP:
5005 case RJUMP:
5006 case CJUMP:
5007 case SJUMP:
c43b5311 5008 SysPrintf("Jump in the delay slot. This is probably a bug.\n");
2330734f 5009 break;
5010 default:
5011 assemble(t, &regs[t], ccadj_);
57871462 5012 }
277718fa 5013 store_regs_bt(regs[t].regmap,regs[t].dirty,cinfo[i].ba+4);
5014 load_regs_bt(regs[t].regmap,regs[t].dirty,cinfo[i].ba+4);
5015 if(internal_branch(cinfo[i].ba+4))
57871462 5016 assem_debug("branch: internal\n");
5017 else
5018 assem_debug("branch: external\n");
277718fa 5019 assert(internal_branch(cinfo[i].ba+4));
5020 add_to_linker(out,cinfo[i].ba+4,internal_branch(cinfo[i].ba+4));
57871462 5021 emit_jmp(0);
5022}
5023
d1e4ebd9 5024// Load 2 immediates optimizing for small code size
5025static void emit_mov2imm_compact(int imm1,u_int rt1,int imm2,u_int rt2)
5026{
5027 emit_movimm(imm1,rt1);
5028 emit_movimm_from(imm1,rt1,imm2,rt2);
5029}
5030
2330734f 5031static void do_cc(int i, const signed char i_regmap[], int *adj,
5032 int addr, int taken, int invert)
57871462 5033{
2330734f 5034 int count, count_plus2;
b14b6a8f 5035 void *jaddr;
5036 void *idle=NULL;
b6e87b2b 5037 int t=0;
cf95b4f0 5038 if(dops[i].itype==RJUMP)
57871462 5039 {
5040 *adj=0;
5041 }
277718fa 5042 //if(cinfo[i].ba>=start && cinfo[i].ba<(start+slen*4))
5043 if(internal_branch(cinfo[i].ba))
57871462 5044 {
277718fa 5045 t=(cinfo[i].ba-start)>>2;
2330734f 5046 if(dops[t].is_ds) *adj=-CLOCK_ADJUST(1); // Branch into delay slot adds an extra cycle
277718fa 5047 else *adj=cinfo[t].ccadj;
57871462 5048 }
5049 else
5050 {
5051 *adj=0;
5052 }
277718fa 5053 count = cinfo[i].ccadj;
2330734f 5054 count_plus2 = count + CLOCK_ADJUST(2);
277718fa 5055 if(taken==TAKEN && i==(cinfo[i].ba-start)>>2 && source[i+1]==0) {
57871462 5056 // Idle loop
5057 if(count&1) emit_addimm_and_set_flags(2*(count+2),HOST_CCREG);
b14b6a8f 5058 idle=out;
57871462 5059 //emit_subfrommem(&idlecount,HOST_CCREG); // Count idle cycles
5060 emit_andimm(HOST_CCREG,3,HOST_CCREG);
b14b6a8f 5061 jaddr=out;
57871462 5062 emit_jmp(0);
5063 }
5064 else if(*adj==0||invert) {
2330734f 5065 int cycles = count_plus2;
b6e87b2b 5066 // faster loop HACK
bb4f300c 5067#if 0
b6e87b2b 5068 if (t&&*adj) {
5069 int rel=t-i;
5070 if(-NO_CYCLE_PENALTY_THR<rel&&rel<0)
2330734f 5071 cycles=*adj+count+2-*adj;
b6e87b2b 5072 }
bb4f300c 5073#endif
2330734f 5074 emit_addimm_and_set_flags(cycles, HOST_CCREG);
5075 jaddr = out;
57871462 5076 emit_jns(0);
5077 }
5078 else
5079 {
2330734f 5080 emit_cmpimm(HOST_CCREG, -count_plus2);
5081 jaddr = out;
57871462 5082 emit_jns(0);
5083 }
2330734f 5084 add_stub(CC_STUB,jaddr,idle?idle:out,(*adj==0||invert||idle)?0:count_plus2,i,addr,taken,0);
57871462 5085}
5086
b14b6a8f 5087static void do_ccstub(int n)
57871462 5088{
5089 literal_pool(256);
d1e4ebd9 5090 assem_debug("do_ccstub %x\n",start+(u_int)stubs[n].b*4);
b14b6a8f 5091 set_jump_target(stubs[n].addr, out);
5092 int i=stubs[n].b;
33a1eda1 5093 if (stubs[n].d != TAKEN) {
ad49de89 5094 wb_dirtys(branch_regs[i].regmap,branch_regs[i].dirty);
57871462 5095 }
5096 else {
277718fa 5097 if(internal_branch(cinfo[i].ba))
5098 wb_needed_dirtys(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
57871462 5099 }
b14b6a8f 5100 if(stubs[n].c!=-1)
57871462 5101 {
5102 // Save PC as return address
6d75addf 5103 emit_movimm(stubs[n].c,0);
5104 emit_writeword(0,&pcaddr);
57871462 5105 }
5106 else
5107 {
5108 // Return address depends on which way the branch goes
cf95b4f0 5109 if(dops[i].itype==CJUMP||dops[i].itype==SJUMP)
57871462 5110 {
cf95b4f0 5111 int s1l=get_reg(branch_regs[i].regmap,dops[i].rs1);
5112 int s2l=get_reg(branch_regs[i].regmap,dops[i].rs2);
5113 if(dops[i].rs1==0)
57871462 5114 {
ad49de89 5115 s1l=s2l;
5116 s2l=-1;
57871462 5117 }
cf95b4f0 5118 else if(dops[i].rs2==0)
57871462 5119 {
ad49de89 5120 s2l=-1;
57871462 5121 }
5122 assert(s1l>=0);
5123 #ifdef DESTRUCTIVE_WRITEBACK
cf95b4f0 5124 if(dops[i].rs1) {
ad49de89 5125 if((branch_regs[i].dirty>>s1l)&&1)
cf95b4f0 5126 emit_loadreg(dops[i].rs1,s1l);
9f51b4b9 5127 }
57871462 5128 else {
ad49de89 5129 if((branch_regs[i].dirty>>s1l)&1)
cf95b4f0 5130 emit_loadreg(dops[i].rs2,s1l);
57871462 5131 }
5132 if(s2l>=0)
ad49de89 5133 if((branch_regs[i].dirty>>s2l)&1)
cf95b4f0 5134 emit_loadreg(dops[i].rs2,s2l);
57871462 5135 #endif
5136 int hr=0;
5194fb95 5137 int addr=-1,alt=-1,ntaddr=-1;
57871462 5138 while(hr<HOST_REGS)
5139 {
5140 if(hr!=EXCLUDE_REG && hr!=HOST_CCREG &&
9de8a0c3 5141 branch_regs[i].regmap[hr]!=dops[i].rs1 &&
5142 branch_regs[i].regmap[hr]!=dops[i].rs2 )
57871462 5143 {
5144 addr=hr++;break;
5145 }
5146 hr++;
5147 }
5148 while(hr<HOST_REGS)
5149 {
5150 if(hr!=EXCLUDE_REG && hr!=HOST_CCREG &&
9de8a0c3 5151 branch_regs[i].regmap[hr]!=dops[i].rs1 &&
5152 branch_regs[i].regmap[hr]!=dops[i].rs2 )
57871462 5153 {
5154 alt=hr++;break;
5155 }
5156 hr++;
5157 }
ecca05e3 5158 if ((dops[i].opcode & 0x3e) == 6) // BLEZ/BGTZ needs another register
57871462 5159 {
5160 while(hr<HOST_REGS)
5161 {
5162 if(hr!=EXCLUDE_REG && hr!=HOST_CCREG &&
9de8a0c3 5163 branch_regs[i].regmap[hr]!=dops[i].rs1 &&
5164 branch_regs[i].regmap[hr]!=dops[i].rs2 )
57871462 5165 {
5166 ntaddr=hr;break;
5167 }
5168 hr++;
5169 }
5170 assert(hr<HOST_REGS);
5171 }
ecca05e3 5172 if (dops[i].opcode == 4) // BEQ
57871462 5173 {
5174 #ifdef HAVE_CMOV_IMM
ad49de89 5175 if(s2l>=0) emit_cmp(s1l,s2l);
5176 else emit_test(s1l,s1l);
277718fa 5177 emit_cmov2imm_e_ne_compact(cinfo[i].ba,start+i*4+8,addr);
ad49de89 5178 #else
277718fa 5179 emit_mov2imm_compact(cinfo[i].ba,addr,start+i*4+8,alt);
ad49de89 5180 if(s2l>=0) emit_cmp(s1l,s2l);
5181 else emit_test(s1l,s1l);
5182 emit_cmovne_reg(alt,addr);
57871462 5183 #endif
57871462 5184 }
ecca05e3 5185 else if (dops[i].opcode == 5) // BNE
57871462 5186 {
5187 #ifdef HAVE_CMOV_IMM
ad49de89 5188 if(s2l>=0) emit_cmp(s1l,s2l);
5189 else emit_test(s1l,s1l);
277718fa 5190 emit_cmov2imm_e_ne_compact(start+i*4+8,cinfo[i].ba,addr);
ad49de89 5191 #else
277718fa 5192 emit_mov2imm_compact(start+i*4+8,addr,cinfo[i].ba,alt);
ad49de89 5193 if(s2l>=0) emit_cmp(s1l,s2l);
5194 else emit_test(s1l,s1l);
5195 emit_cmovne_reg(alt,addr);
57871462 5196 #endif
57871462 5197 }
ecca05e3 5198 else if (dops[i].opcode == 6) // BLEZ
57871462 5199 {
277718fa 5200 //emit_movimm(cinfo[i].ba,alt);
57871462 5201 //emit_movimm(start+i*4+8,addr);
277718fa 5202 emit_mov2imm_compact(cinfo[i].ba,alt,start+i*4+8,addr);
57871462 5203 emit_cmpimm(s1l,1);
57871462 5204 emit_cmovl_reg(alt,addr);
57871462 5205 }
ecca05e3 5206 else if (dops[i].opcode == 7) // BGTZ
57871462 5207 {
277718fa 5208 //emit_movimm(cinfo[i].ba,addr);
57871462 5209 //emit_movimm(start+i*4+8,ntaddr);
277718fa 5210 emit_mov2imm_compact(cinfo[i].ba,addr,start+i*4+8,ntaddr);
57871462 5211 emit_cmpimm(s1l,1);
57871462 5212 emit_cmovl_reg(ntaddr,addr);
57871462 5213 }
ecca05e3 5214 else if (dops[i].itype == SJUMP) // BLTZ/BGEZ
57871462 5215 {
277718fa 5216 //emit_movimm(cinfo[i].ba,alt);
57871462 5217 //emit_movimm(start+i*4+8,addr);
de6dbc52 5218 if (dops[i].rs1) {
5219 emit_mov2imm_compact(cinfo[i].ba,
5220 (dops[i].opcode2 & 1) ? addr : alt, start + i*4 + 8,
5221 (dops[i].opcode2 & 1) ? alt : addr);
5222 emit_test(s1l,s1l);
5223 emit_cmovs_reg(alt,addr);
5224 }
5225 else
5226 emit_movimm((dops[i].opcode2 & 1) ? cinfo[i].ba : start + i*4 + 8, addr);
57871462 5227 }
ecca05e3 5228 emit_writeword(addr, &pcaddr);
57871462 5229 }
5230 else
cf95b4f0 5231 if(dops[i].itype==RJUMP)
57871462 5232 {
cf95b4f0 5233 int r=get_reg(branch_regs[i].regmap,dops[i].rs1);
4919de1e 5234 if (ds_writes_rjump_rs(i)) {
57871462 5235 r=get_reg(branch_regs[i].regmap,RTEMP);
5236 }
643aeae3 5237 emit_writeword(r,&pcaddr);
57871462 5238 }
7c3a5182 5239 else {SysPrintf("Unknown branch type in do_ccstub\n");abort();}
57871462 5240 }
5241 // Update cycle count
5242 assert(branch_regs[i].regmap[HOST_CCREG]==CCREG||branch_regs[i].regmap[HOST_CCREG]==-1);
2330734f 5243 if(stubs[n].a) emit_addimm(HOST_CCREG,(int)stubs[n].a,HOST_CCREG);
2a014d73 5244 emit_far_call(cc_interrupt);
2330734f 5245 if(stubs[n].a) emit_addimm(HOST_CCREG,-(int)stubs[n].a,HOST_CCREG);
b14b6a8f 5246 if(stubs[n].d==TAKEN) {
277718fa 5247 if(internal_branch(cinfo[i].ba))
5248 load_needed_regs(branch_regs[i].regmap,regs[(cinfo[i].ba-start)>>2].regmap_entry);
cf95b4f0 5249 else if(dops[i].itype==RJUMP) {
57871462 5250 if(get_reg(branch_regs[i].regmap,RTEMP)>=0)
643aeae3 5251 emit_readword(&pcaddr,get_reg(branch_regs[i].regmap,RTEMP));
57871462 5252 else
cf95b4f0 5253 emit_loadreg(dops[i].rs1,get_reg(branch_regs[i].regmap,dops[i].rs1));
57871462 5254 }
b14b6a8f 5255 }else if(stubs[n].d==NOTTAKEN) {
57871462 5256 if(i<slen-2) load_needed_regs(branch_regs[i].regmap,regmap_pre[i+2]);
5257 else load_all_regs(branch_regs[i].regmap);
57871462 5258 }else{
5259 load_all_regs(branch_regs[i].regmap);
5260 }
d1e4ebd9 5261 if (stubs[n].retaddr)
5262 emit_jmp(stubs[n].retaddr);
5263 else
5264 do_jump_vaddr(stubs[n].e);
57871462 5265}
5266
104df9d3 5267static void add_to_linker(void *addr, u_int target, int is_internal)
57871462 5268{
643aeae3 5269 assert(linkcount < ARRAY_SIZE(link_addr));
5270 link_addr[linkcount].addr = addr;
5271 link_addr[linkcount].target = target;
104df9d3 5272 link_addr[linkcount].internal = is_internal;
57871462 5273 linkcount++;
5274}
5275
eba830cd 5276static void ujump_assemble_write_ra(int i)
5277{
5278 int rt;
5279 unsigned int return_address;
5280 rt=get_reg(branch_regs[i].regmap,31);
de6dbc52 5281 //assem_debug("branch(%d): eax=%d ecx=%d edx=%d ebx=%d ebp=%d esi=%d edi=%d\n",i,branch_regs[i].regmap[0],branch_regs[i].regmap[1],branch_regs[i].regmap[2],branch_regs[i].regmap[3],branch_regs[i].regmap[5],branch_regs[i].regmap[6],branch_regs[i].regmap[7]);
eba830cd 5282 //assert(rt>=0);
5283 return_address=start+i*4+8;
5284 if(rt>=0) {
5285 #ifdef USE_MINI_HT
cf95b4f0 5286 if(internal_branch(return_address)&&dops[i+1].rt1!=31) {
eba830cd 5287 int temp=-1; // note: must be ds-safe
5288 #ifdef HOST_TEMPREG
5289 temp=HOST_TEMPREG;
5290 #endif
5291 if(temp>=0) do_miniht_insert(return_address,rt,temp);
5292 else emit_movimm(return_address,rt);
5293 }
5294 else
5295 #endif
5296 {
5297 #ifdef REG_PREFETCH
9f51b4b9 5298 if(temp>=0)
eba830cd 5299 {
643aeae3 5300 if(i_regmap[temp]!=PTEMP) emit_movimm((uintptr_t)hash_table_get(return_address),temp);
eba830cd 5301 }
5302 #endif
de6dbc52 5303 if (!((regs[i].loadedconst >> rt) & 1))
5304 emit_movimm(return_address, rt); // PC into link register
eba830cd 5305 #ifdef IMM_PREFETCH
df4dc2b1 5306 emit_prefetch(hash_table_get(return_address));
eba830cd 5307 #endif
5308 }
5309 }
5310}
5311
2330734f 5312static void ujump_assemble(int i, const struct regstat *i_regs)
57871462 5313{
277718fa 5314 if(i==(cinfo[i].ba-start)>>2) assem_debug("idle loop\n");
57871462 5315 address_generation(i+1,i_regs,regs[i].regmap_entry);
5316 #ifdef REG_PREFETCH
5317 int temp=get_reg(branch_regs[i].regmap,PTEMP);
cf95b4f0 5318 if(dops[i].rt1==31&&temp>=0)
57871462 5319 {
581335b0 5320 signed char *i_regmap=i_regs->regmap;
57871462 5321 int return_address=start+i*4+8;
9f51b4b9 5322 if(get_reg(branch_regs[i].regmap,31)>0)
643aeae3 5323 if(i_regmap[temp]==PTEMP) emit_movimm((uintptr_t)hash_table_get(return_address),temp);
57871462 5324 }
5325 #endif
de6dbc52 5326 if (dops[i].rt1 == 31)
eba830cd 5327 ujump_assemble_write_ra(i); // writeback ra for DS
4ef8f67d 5328 ds_assemble(i+1,i_regs);
5329 uint64_t bc_unneeded=branch_regs[i].u;
cf95b4f0 5330 bc_unneeded|=1|(1LL<<dops[i].rt1);
ad49de89 5331 wb_invalidate(regs[i].regmap,branch_regs[i].regmap,regs[i].dirty,bc_unneeded);
53358c1d 5332 load_reg(regs[i].regmap,branch_regs[i].regmap,CCREG);
57871462 5333 int cc,adj;
5334 cc=get_reg(branch_regs[i].regmap,CCREG);
5335 assert(cc==HOST_CCREG);
277718fa 5336 store_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
57871462 5337 #ifdef REG_PREFETCH
cf95b4f0 5338 if(dops[i].rt1==31&&temp>=0) emit_prefetchreg(temp);
57871462 5339 #endif
277718fa 5340 do_cc(i,branch_regs[i].regmap,&adj,cinfo[i].ba,TAKEN,0);
5341 if(adj) emit_addimm(cc, cinfo[i].ccadj + CLOCK_ADJUST(2) - adj, cc);
5342 load_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
5343 if(internal_branch(cinfo[i].ba))
57871462 5344 assem_debug("branch: internal\n");
5345 else
5346 assem_debug("branch: external\n");
277718fa 5347 if (internal_branch(cinfo[i].ba) && dops[(cinfo[i].ba-start)>>2].is_ds) {
57871462 5348 ds_assemble_entry(i);
5349 }
5350 else {
277718fa 5351 add_to_linker(out,cinfo[i].ba,internal_branch(cinfo[i].ba));
57871462 5352 emit_jmp(0);
5353 }
5354}
5355
eba830cd 5356static void rjump_assemble_write_ra(int i)
5357{
5358 int rt,return_address;
a5cd72d0 5359 rt=get_reg_w(branch_regs[i].regmap, dops[i].rt1);
de6dbc52 5360 //assem_debug("branch(%d): eax=%d ecx=%d edx=%d ebx=%d ebp=%d esi=%d edi=%d\n",i,branch_regs[i].regmap[0],branch_regs[i].regmap[1],branch_regs[i].regmap[2],branch_regs[i].regmap[3],branch_regs[i].regmap[5],branch_regs[i].regmap[6],branch_regs[i].regmap[7]);
eba830cd 5361 assert(rt>=0);
5362 return_address=start+i*4+8;
5363 #ifdef REG_PREFETCH
9f51b4b9 5364 if(temp>=0)
eba830cd 5365 {
643aeae3 5366 if(i_regmap[temp]!=PTEMP) emit_movimm((uintptr_t)hash_table_get(return_address),temp);
eba830cd 5367 }
5368 #endif
de6dbc52 5369 if (!((regs[i].loadedconst >> rt) & 1))
5370 emit_movimm(return_address, rt); // PC into link register
eba830cd 5371 #ifdef IMM_PREFETCH
df4dc2b1 5372 emit_prefetch(hash_table_get(return_address));
eba830cd 5373 #endif
5374}
5375
2330734f 5376static void rjump_assemble(int i, const struct regstat *i_regs)
57871462 5377{
57871462 5378 int temp;
581335b0 5379 int rs,cc;
cf95b4f0 5380 rs=get_reg(branch_regs[i].regmap,dops[i].rs1);
57871462 5381 assert(rs>=0);
4919de1e 5382 if (ds_writes_rjump_rs(i)) {
57871462 5383 // Delay slot abuse, make a copy of the branch address register
5384 temp=get_reg(branch_regs[i].regmap,RTEMP);
5385 assert(temp>=0);
5386 assert(regs[i].regmap[temp]==RTEMP);
5387 emit_mov(rs,temp);
5388 rs=temp;
5389 }
5390 address_generation(i+1,i_regs,regs[i].regmap_entry);
5391 #ifdef REG_PREFETCH
cf95b4f0 5392 if(dops[i].rt1==31)
57871462 5393 {
5394 if((temp=get_reg(branch_regs[i].regmap,PTEMP))>=0) {
581335b0 5395 signed char *i_regmap=i_regs->regmap;
57871462 5396 int return_address=start+i*4+8;
643aeae3 5397 if(i_regmap[temp]==PTEMP) emit_movimm((uintptr_t)hash_table_get(return_address),temp);
57871462 5398 }
5399 }
5400 #endif
5401 #ifdef USE_MINI_HT
cf95b4f0 5402 if(dops[i].rs1==31) {
57871462 5403 int rh=get_reg(regs[i].regmap,RHASH);
5404 if(rh>=0) do_preload_rhash(rh);
5405 }
5406 #endif
de6dbc52 5407 if (dops[i].rt1 != 0)
eba830cd 5408 rjump_assemble_write_ra(i);
d5910d5d 5409 ds_assemble(i+1,i_regs);
5410 uint64_t bc_unneeded=branch_regs[i].u;
cf95b4f0 5411 bc_unneeded|=1|(1LL<<dops[i].rt1);
5412 bc_unneeded&=~(1LL<<dops[i].rs1);
ad49de89 5413 wb_invalidate(regs[i].regmap,branch_regs[i].regmap,regs[i].dirty,bc_unneeded);
cf95b4f0 5414 load_regs(regs[i].regmap,branch_regs[i].regmap,dops[i].rs1,CCREG);
57871462 5415 cc=get_reg(branch_regs[i].regmap,CCREG);
5416 assert(cc==HOST_CCREG);
581335b0 5417 (void)cc;
57871462 5418 #ifdef USE_MINI_HT
5419 int rh=get_reg(branch_regs[i].regmap,RHASH);
5420 int ht=get_reg(branch_regs[i].regmap,RHTBL);
cf95b4f0 5421 if(dops[i].rs1==31) {
57871462 5422 if(regs[i].regmap[rh]!=RHASH) do_preload_rhash(rh);
5423 do_preload_rhtbl(ht);
5424 do_rhash(rs,rh);
5425 }
5426 #endif
ad49de89 5427 store_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,-1);
57871462 5428 #ifdef DESTRUCTIVE_WRITEBACK
ad49de89 5429 if((branch_regs[i].dirty>>rs)&1) {
cf95b4f0 5430 if(dops[i].rs1!=dops[i+1].rt1&&dops[i].rs1!=dops[i+1].rt2) {
5431 emit_loadreg(dops[i].rs1,rs);
57871462 5432 }
5433 }
5434 #endif
5435 #ifdef REG_PREFETCH
cf95b4f0 5436 if(dops[i].rt1==31&&temp>=0) emit_prefetchreg(temp);
57871462 5437 #endif
5438 #ifdef USE_MINI_HT
cf95b4f0 5439 if(dops[i].rs1==31) {
57871462 5440 do_miniht_load(ht,rh);
5441 }
5442 #endif
5443 //do_cc(i,branch_regs[i].regmap,&adj,-1,TAKEN);
277718fa 5444 //if(adj) emit_addimm(cc,2*(cinfo[i].ccadj+2-adj),cc); // ??? - Shouldn't happen
57871462 5445 //assert(adj==0);
277718fa 5446 emit_addimm_and_set_flags(cinfo[i].ccadj + CLOCK_ADJUST(2), HOST_CCREG);
d1e4ebd9 5447 add_stub(CC_STUB,out,NULL,0,i,-1,TAKEN,rs);
a5cd72d0 5448 if (dops[i+1].itype == RFE)
911f2d55 5449 // special case for RFE
5450 emit_jmp(0);
5451 else
71e490c5 5452 emit_jns(0);
ad49de89 5453 //load_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,-1);
57871462 5454 #ifdef USE_MINI_HT
cf95b4f0 5455 if(dops[i].rs1==31) {
57871462 5456 do_miniht_jump(rs,rh,ht);
5457 }
5458 else
5459 #endif
5460 {
d1e4ebd9 5461 do_jump_vaddr(rs);
57871462 5462 }
57871462 5463 #ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
cf95b4f0 5464 if(dops[i].rt1!=31&&i<slen-2&&(((u_int)out)&7)) emit_mov(13,13);
57871462 5465 #endif
5466}
5467
2330734f 5468static void cjump_assemble(int i, const struct regstat *i_regs)
57871462 5469{
2330734f 5470 const signed char *i_regmap = i_regs->regmap;
57871462 5471 int cc;
5472 int match;
277718fa 5473 match=match_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
57871462 5474 assem_debug("match=%d\n",match);
ad49de89 5475 int s1l,s2l;
57871462 5476 int unconditional=0,nop=0;
57871462 5477 int invert=0;
277718fa 5478 int internal=internal_branch(cinfo[i].ba);
5479 if(i==(cinfo[i].ba-start)>>2) assem_debug("idle loop\n");
57871462 5480 if(!match) invert=1;
5481 #ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
277718fa 5482 if(i>(cinfo[i].ba-start)>>2) invert=1;
57871462 5483 #endif
3968e69e 5484 #ifdef __aarch64__
5485 invert=1; // because of near cond. branches
5486 #endif
9f51b4b9 5487
cf95b4f0 5488 if(dops[i].ooo) {
5489 s1l=get_reg(branch_regs[i].regmap,dops[i].rs1);
5490 s2l=get_reg(branch_regs[i].regmap,dops[i].rs2);
57871462 5491 }
5492 else {
cf95b4f0 5493 s1l=get_reg(i_regmap,dops[i].rs1);
5494 s2l=get_reg(i_regmap,dops[i].rs2);
57871462 5495 }
cf95b4f0 5496 if(dops[i].rs1==0&&dops[i].rs2==0)
57871462 5497 {
cf95b4f0 5498 if(dops[i].opcode&1) nop=1;
57871462 5499 else unconditional=1;
cf95b4f0 5500 //assert(dops[i].opcode!=5);
5501 //assert(dops[i].opcode!=7);
5502 //assert(dops[i].opcode!=0x15);
5503 //assert(dops[i].opcode!=0x17);
57871462 5504 }
cf95b4f0 5505 else if(dops[i].rs1==0)
57871462 5506 {
ad49de89 5507 s1l=s2l;
5508 s2l=-1;
57871462 5509 }
cf95b4f0 5510 else if(dops[i].rs2==0)
57871462 5511 {
ad49de89 5512 s2l=-1;
57871462 5513 }
5514
cf95b4f0 5515 if(dops[i].ooo) {
57871462 5516 // Out of order execution (delay slot first)
5517 //printf("OOOE\n");
5518 address_generation(i+1,i_regs,regs[i].regmap_entry);
5519 ds_assemble(i+1,i_regs);
5520 int adj;
5521 uint64_t bc_unneeded=branch_regs[i].u;
cf95b4f0 5522 bc_unneeded&=~((1LL<<dops[i].rs1)|(1LL<<dops[i].rs2));
57871462 5523 bc_unneeded|=1;
ad49de89 5524 wb_invalidate(regs[i].regmap,branch_regs[i].regmap,regs[i].dirty,bc_unneeded);
cf95b4f0 5525 load_regs(regs[i].regmap,branch_regs[i].regmap,dops[i].rs1,dops[i].rs2);
53358c1d 5526 load_reg(regs[i].regmap,branch_regs[i].regmap,CCREG);
57871462 5527 cc=get_reg(branch_regs[i].regmap,CCREG);
5528 assert(cc==HOST_CCREG);
9f51b4b9 5529 if(unconditional)
277718fa 5530 store_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
5531 //do_cc(i,branch_regs[i].regmap,&adj,unconditional?cinfo[i].ba:-1,unconditional);
57871462 5532 //assem_debug("cycle count (adj)\n");
5533 if(unconditional) {
277718fa 5534 do_cc(i,branch_regs[i].regmap,&adj,cinfo[i].ba,TAKEN,0);
5535 if(i!=(cinfo[i].ba-start)>>2 || source[i+1]!=0) {
5536 if(adj) emit_addimm(cc, cinfo[i].ccadj + CLOCK_ADJUST(2) - adj, cc);
5537 load_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
57871462 5538 if(internal)
5539 assem_debug("branch: internal\n");
5540 else
5541 assem_debug("branch: external\n");
277718fa 5542 if (internal && dops[(cinfo[i].ba-start)>>2].is_ds) {
57871462 5543 ds_assemble_entry(i);
5544 }
5545 else {
277718fa 5546 add_to_linker(out,cinfo[i].ba,internal);
57871462 5547 emit_jmp(0);
5548 }
5549 #ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
5550 if(((u_int)out)&7) emit_addnop(0);
5551 #endif
5552 }
5553 }
5554 else if(nop) {
277718fa 5555 emit_addimm_and_set_flags(cinfo[i].ccadj + CLOCK_ADJUST(2), cc);
b14b6a8f 5556 void *jaddr=out;
57871462 5557 emit_jns(0);
b14b6a8f 5558 add_stub(CC_STUB,jaddr,out,0,i,start+i*4+8,NOTTAKEN,0);
57871462 5559 }
5560 else {
df4dc2b1 5561 void *taken = NULL, *nottaken = NULL, *nottaken1 = NULL;
57871462 5562 do_cc(i,branch_regs[i].regmap,&adj,-1,0,invert);
277718fa 5563 if(adj&&!invert) emit_addimm(cc, cinfo[i].ccadj + CLOCK_ADJUST(2) - adj, cc);
9f51b4b9 5564
57871462 5565 //printf("branch(%d): eax=%d ecx=%d edx=%d ebx=%d ebp=%d esi=%d edi=%d\n",i,branch_regs[i].regmap[0],branch_regs[i].regmap[1],branch_regs[i].regmap[2],branch_regs[i].regmap[3],branch_regs[i].regmap[5],branch_regs[i].regmap[6],branch_regs[i].regmap[7]);
5566 assert(s1l>=0);
cf95b4f0 5567 if(dops[i].opcode==4) // BEQ
57871462 5568 {
5569 if(s2l>=0) emit_cmp(s1l,s2l);
5570 else emit_test(s1l,s1l);
5571 if(invert){
df4dc2b1 5572 nottaken=out;
7c3a5182 5573 emit_jne(DJT_1);
57871462 5574 }else{
277718fa 5575 add_to_linker(out,cinfo[i].ba,internal);
57871462 5576 emit_jeq(0);
5577 }
5578 }
cf95b4f0 5579 if(dops[i].opcode==5) // BNE
57871462 5580 {
5581 if(s2l>=0) emit_cmp(s1l,s2l);
5582 else emit_test(s1l,s1l);
5583 if(invert){
df4dc2b1 5584 nottaken=out;
7c3a5182 5585 emit_jeq(DJT_1);
57871462 5586 }else{
277718fa 5587 add_to_linker(out,cinfo[i].ba,internal);
57871462 5588 emit_jne(0);
5589 }
5590 }
cf95b4f0 5591 if(dops[i].opcode==6) // BLEZ
57871462 5592 {
5593 emit_cmpimm(s1l,1);
5594 if(invert){
df4dc2b1 5595 nottaken=out;
7c3a5182 5596 emit_jge(DJT_1);
57871462 5597 }else{
277718fa 5598 add_to_linker(out,cinfo[i].ba,internal);
57871462 5599 emit_jl(0);
5600 }
5601 }
cf95b4f0 5602 if(dops[i].opcode==7) // BGTZ
57871462 5603 {
5604 emit_cmpimm(s1l,1);
5605 if(invert){
df4dc2b1 5606 nottaken=out;
7c3a5182 5607 emit_jl(DJT_1);
57871462 5608 }else{
277718fa 5609 add_to_linker(out,cinfo[i].ba,internal);
57871462 5610 emit_jge(0);
5611 }
5612 }
5613 if(invert) {
df4dc2b1 5614 if(taken) set_jump_target(taken, out);
57871462 5615 #ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
277718fa 5616 if (match && (!internal || !dops[(cinfo[i].ba-start)>>2].is_ds)) {
57871462 5617 if(adj) {
2330734f 5618 emit_addimm(cc,-adj,cc);
277718fa 5619 add_to_linker(out,cinfo[i].ba,internal);
57871462 5620 }else{
5621 emit_addnop(13);
277718fa 5622 add_to_linker(out,cinfo[i].ba,internal*2);
57871462 5623 }
5624 emit_jmp(0);
5625 }else
5626 #endif
5627 {
2330734f 5628 if(adj) emit_addimm(cc,-adj,cc);
277718fa 5629 store_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
5630 load_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
57871462 5631 if(internal)
5632 assem_debug("branch: internal\n");
5633 else
5634 assem_debug("branch: external\n");
277718fa 5635 if (internal && dops[(cinfo[i].ba - start) >> 2].is_ds) {
57871462 5636 ds_assemble_entry(i);
5637 }
5638 else {
277718fa 5639 add_to_linker(out,cinfo[i].ba,internal);
57871462 5640 emit_jmp(0);
5641 }
5642 }
df4dc2b1 5643 set_jump_target(nottaken, out);
57871462 5644 }
5645
df4dc2b1 5646 if(nottaken1) set_jump_target(nottaken1, out);
57871462 5647 if(adj) {
2330734f 5648 if(!invert) emit_addimm(cc,adj,cc);
57871462 5649 }
5650 } // (!unconditional)
5651 } // if(ooo)
5652 else
5653 {
5654 // In-order execution (branch first)
df4dc2b1 5655 void *taken = NULL, *nottaken = NULL, *nottaken1 = NULL;
57871462 5656 if(!unconditional&&!nop) {
57871462 5657 //printf("branch(%d): eax=%d ecx=%d edx=%d ebx=%d ebp=%d esi=%d edi=%d\n",i,branch_regs[i].regmap[0],branch_regs[i].regmap[1],branch_regs[i].regmap[2],branch_regs[i].regmap[3],branch_regs[i].regmap[5],branch_regs[i].regmap[6],branch_regs[i].regmap[7]);
5658 assert(s1l>=0);
cf95b4f0 5659 if((dops[i].opcode&0x2f)==4) // BEQ
57871462 5660 {
5661 if(s2l>=0) emit_cmp(s1l,s2l);
5662 else emit_test(s1l,s1l);
df4dc2b1 5663 nottaken=out;
7c3a5182 5664 emit_jne(DJT_2);
57871462 5665 }
cf95b4f0 5666 if((dops[i].opcode&0x2f)==5) // BNE
57871462 5667 {
5668 if(s2l>=0) emit_cmp(s1l,s2l);
5669 else emit_test(s1l,s1l);
df4dc2b1 5670 nottaken=out;
7c3a5182 5671 emit_jeq(DJT_2);
57871462 5672 }
cf95b4f0 5673 if((dops[i].opcode&0x2f)==6) // BLEZ
57871462 5674 {
5675 emit_cmpimm(s1l,1);
df4dc2b1 5676 nottaken=out;
7c3a5182 5677 emit_jge(DJT_2);
57871462 5678 }
cf95b4f0 5679 if((dops[i].opcode&0x2f)==7) // BGTZ
57871462 5680 {
5681 emit_cmpimm(s1l,1);
df4dc2b1 5682 nottaken=out;
7c3a5182 5683 emit_jl(DJT_2);
57871462 5684 }
5685 } // if(!unconditional)
5686 int adj;
5687 uint64_t ds_unneeded=branch_regs[i].u;
cf95b4f0 5688 ds_unneeded&=~((1LL<<dops[i+1].rs1)|(1LL<<dops[i+1].rs2));
57871462 5689 ds_unneeded|=1;
57871462 5690 // branch taken
5691 if(!nop) {
df4dc2b1 5692 if(taken) set_jump_target(taken, out);
57871462 5693 assem_debug("1:\n");
ad49de89 5694 wb_invalidate(regs[i].regmap,branch_regs[i].regmap,regs[i].dirty,ds_unneeded);
57871462 5695 // load regs
cf95b4f0 5696 load_regs(regs[i].regmap,branch_regs[i].regmap,dops[i+1].rs1,dops[i+1].rs2);
57871462 5697 address_generation(i+1,&branch_regs[i],0);
37387d8b 5698 if (ram_offset)
53358c1d 5699 load_reg(regs[i].regmap,branch_regs[i].regmap,ROREG);
ad49de89 5700 load_regs(regs[i].regmap,branch_regs[i].regmap,CCREG,INVCP);
57871462 5701 ds_assemble(i+1,&branch_regs[i]);
5702 cc=get_reg(branch_regs[i].regmap,CCREG);
5703 if(cc==-1) {
5704 emit_loadreg(CCREG,cc=HOST_CCREG);
5705 // CHECK: Is the following instruction (fall thru) allocated ok?
5706 }
5707 assert(cc==HOST_CCREG);
277718fa 5708 store_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
5709 do_cc(i,i_regmap,&adj,cinfo[i].ba,TAKEN,0);
57871462 5710 assem_debug("cycle count (adj)\n");
277718fa 5711 if(adj) emit_addimm(cc, cinfo[i].ccadj + CLOCK_ADJUST(2) - adj, cc);
5712 load_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
57871462 5713 if(internal)
5714 assem_debug("branch: internal\n");
5715 else
5716 assem_debug("branch: external\n");
277718fa 5717 if (internal && dops[(cinfo[i].ba - start) >> 2].is_ds) {
57871462 5718 ds_assemble_entry(i);
5719 }
5720 else {
277718fa 5721 add_to_linker(out,cinfo[i].ba,internal);
57871462 5722 emit_jmp(0);
5723 }
5724 }
5725 // branch not taken
57871462 5726 if(!unconditional) {
df4dc2b1 5727 if(nottaken1) set_jump_target(nottaken1, out);
5728 set_jump_target(nottaken, out);
57871462 5729 assem_debug("2:\n");
fe807a8a 5730 wb_invalidate(regs[i].regmap,branch_regs[i].regmap,regs[i].dirty,ds_unneeded);
37387d8b 5731 // load regs
fe807a8a 5732 load_regs(regs[i].regmap,branch_regs[i].regmap,dops[i+1].rs1,dops[i+1].rs2);
5733 address_generation(i+1,&branch_regs[i],0);
37387d8b 5734 if (ram_offset)
53358c1d 5735 load_reg(regs[i].regmap,branch_regs[i].regmap,ROREG);
37387d8b 5736 load_regs(regs[i].regmap,branch_regs[i].regmap,CCREG,INVCP);
fe807a8a 5737 ds_assemble(i+1,&branch_regs[i]);
57871462 5738 cc=get_reg(branch_regs[i].regmap,CCREG);
fe807a8a 5739 if (cc == -1) {
57871462 5740 // Cycle count isn't in a register, temporarily load it then write it out
5741 emit_loadreg(CCREG,HOST_CCREG);
277718fa 5742 emit_addimm_and_set_flags(cinfo[i].ccadj + CLOCK_ADJUST(2), HOST_CCREG);
b14b6a8f 5743 void *jaddr=out;
57871462 5744 emit_jns(0);
b14b6a8f 5745 add_stub(CC_STUB,jaddr,out,0,i,start+i*4+8,NOTTAKEN,0);
57871462 5746 emit_storereg(CCREG,HOST_CCREG);
5747 }
5748 else{
5749 cc=get_reg(i_regmap,CCREG);
5750 assert(cc==HOST_CCREG);
277718fa 5751 emit_addimm_and_set_flags(cinfo[i].ccadj + CLOCK_ADJUST(2), cc);
b14b6a8f 5752 void *jaddr=out;
57871462 5753 emit_jns(0);
fe807a8a 5754 add_stub(CC_STUB,jaddr,out,0,i,start+i*4+8,NOTTAKEN,0);
57871462 5755 }
5756 }
5757 }
5758}
5759
2330734f 5760static void sjump_assemble(int i, const struct regstat *i_regs)
57871462 5761{
2330734f 5762 const signed char *i_regmap = i_regs->regmap;
57871462 5763 int cc;
5764 int match;
277718fa 5765 match=match_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
2acc46cd 5766 assem_debug("smatch=%d ooo=%d\n", match, dops[i].ooo);
ad49de89 5767 int s1l;
57871462 5768 int unconditional=0,nevertaken=0;
57871462 5769 int invert=0;
277718fa 5770 int internal=internal_branch(cinfo[i].ba);
5771 if(i==(cinfo[i].ba-start)>>2) assem_debug("idle loop\n");
57871462 5772 if(!match) invert=1;
5773 #ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
277718fa 5774 if(i>(cinfo[i].ba-start)>>2) invert=1;
57871462 5775 #endif
3968e69e 5776 #ifdef __aarch64__
5777 invert=1; // because of near cond. branches
5778 #endif
57871462 5779
cf95b4f0 5780 //if(dops[i].opcode2>=0x10) return; // FIXME (BxxZAL)
5781 //assert(dops[i].opcode2<0x10||dops[i].rs1==0); // FIXME (BxxZAL)
57871462 5782
cf95b4f0 5783 if(dops[i].ooo) {
5784 s1l=get_reg(branch_regs[i].regmap,dops[i].rs1);
57871462 5785 }
5786 else {
cf95b4f0 5787 s1l=get_reg(i_regmap,dops[i].rs1);
57871462 5788 }
cf95b4f0 5789 if(dops[i].rs1==0)
57871462 5790 {
cf95b4f0 5791 if(dops[i].opcode2&1) unconditional=1;
57871462 5792 else nevertaken=1;
5793 // These are never taken (r0 is never less than zero)
cf95b4f0 5794 //assert(dops[i].opcode2!=0);
5795 //assert(dops[i].opcode2!=2);
5796 //assert(dops[i].opcode2!=0x10);
5797 //assert(dops[i].opcode2!=0x12);
57871462 5798 }
57871462 5799
cf95b4f0 5800 if(dops[i].ooo) {
57871462 5801 // Out of order execution (delay slot first)
5802 //printf("OOOE\n");
5803 address_generation(i+1,i_regs,regs[i].regmap_entry);
5804 ds_assemble(i+1,i_regs);
5805 int adj;
5806 uint64_t bc_unneeded=branch_regs[i].u;
cf95b4f0 5807 bc_unneeded&=~((1LL<<dops[i].rs1)|(1LL<<dops[i].rs2));
57871462 5808 bc_unneeded|=1;
ad49de89 5809 wb_invalidate(regs[i].regmap,branch_regs[i].regmap,regs[i].dirty,bc_unneeded);
cf95b4f0 5810 load_regs(regs[i].regmap,branch_regs[i].regmap,dops[i].rs1,dops[i].rs1);
53358c1d 5811 load_reg(regs[i].regmap,branch_regs[i].regmap,CCREG);
cf95b4f0 5812 if(dops[i].rt1==31) {
57871462 5813 int rt,return_address;
57871462 5814 rt=get_reg(branch_regs[i].regmap,31);
de6dbc52 5815 //assem_debug("branch(%d): eax=%d ecx=%d edx=%d ebx=%d ebp=%d esi=%d edi=%d\n",i,branch_regs[i].regmap[0],branch_regs[i].regmap[1],branch_regs[i].regmap[2],branch_regs[i].regmap[3],branch_regs[i].regmap[5],branch_regs[i].regmap[6],branch_regs[i].regmap[7]);
57871462 5816 if(rt>=0) {
5817 // Save the PC even if the branch is not taken
5818 return_address=start+i*4+8;
5819 emit_movimm(return_address,rt); // PC into link register
5820 #ifdef IMM_PREFETCH
df4dc2b1 5821 if(!nevertaken) emit_prefetch(hash_table_get(return_address));
57871462 5822 #endif
5823 }
5824 }
5825 cc=get_reg(branch_regs[i].regmap,CCREG);
5826 assert(cc==HOST_CCREG);
9f51b4b9 5827 if(unconditional)
277718fa 5828 store_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
5829 //do_cc(i,branch_regs[i].regmap,&adj,unconditional?cinfo[i].ba:-1,unconditional);
57871462 5830 assem_debug("cycle count (adj)\n");
5831 if(unconditional) {
277718fa 5832 do_cc(i,branch_regs[i].regmap,&adj,cinfo[i].ba,TAKEN,0);
5833 if(i!=(cinfo[i].ba-start)>>2 || source[i+1]!=0) {
5834 if(adj) emit_addimm(cc, cinfo[i].ccadj + CLOCK_ADJUST(2) - adj, cc);
5835 load_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
57871462 5836 if(internal)
5837 assem_debug("branch: internal\n");
5838 else
5839 assem_debug("branch: external\n");
277718fa 5840 if (internal && dops[(cinfo[i].ba - start) >> 2].is_ds) {
57871462 5841 ds_assemble_entry(i);
5842 }
5843 else {
277718fa 5844 add_to_linker(out,cinfo[i].ba,internal);
57871462 5845 emit_jmp(0);
5846 }
5847 #ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
5848 if(((u_int)out)&7) emit_addnop(0);
5849 #endif
5850 }
5851 }
5852 else if(nevertaken) {
277718fa 5853 emit_addimm_and_set_flags(cinfo[i].ccadj + CLOCK_ADJUST(2), cc);
b14b6a8f 5854 void *jaddr=out;
57871462 5855 emit_jns(0);
b14b6a8f 5856 add_stub(CC_STUB,jaddr,out,0,i,start+i*4+8,NOTTAKEN,0);
57871462 5857 }
5858 else {
df4dc2b1 5859 void *nottaken = NULL;
57871462 5860 do_cc(i,branch_regs[i].regmap,&adj,-1,0,invert);
277718fa 5861 if(adj&&!invert) emit_addimm(cc, cinfo[i].ccadj + CLOCK_ADJUST(2) - adj, cc);
57871462 5862 {
5863 assert(s1l>=0);
ecca05e3 5864 if ((dops[i].opcode2 & 1) == 0) // BLTZ/BLTZAL
57871462 5865 {
5866 emit_test(s1l,s1l);
5867 if(invert){
df4dc2b1 5868 nottaken=out;
7c3a5182 5869 emit_jns(DJT_1);
57871462 5870 }else{
277718fa 5871 add_to_linker(out,cinfo[i].ba,internal);
57871462 5872 emit_js(0);
5873 }
5874 }
ecca05e3 5875 else // BGEZ/BGEZAL
57871462 5876 {
5877 emit_test(s1l,s1l);
5878 if(invert){
df4dc2b1 5879 nottaken=out;
7c3a5182 5880 emit_js(DJT_1);
57871462 5881 }else{
277718fa 5882 add_to_linker(out,cinfo[i].ba,internal);
57871462 5883 emit_jns(0);
5884 }
5885 }
ad49de89 5886 }
9f51b4b9 5887
57871462 5888 if(invert) {
5889 #ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
277718fa 5890 if (match && (!internal || !dops[(cinfo[i].ba - start) >> 2].is_ds)) {
57871462 5891 if(adj) {
2330734f 5892 emit_addimm(cc,-adj,cc);
277718fa 5893 add_to_linker(out,cinfo[i].ba,internal);
57871462 5894 }else{
5895 emit_addnop(13);
277718fa 5896 add_to_linker(out,cinfo[i].ba,internal*2);
57871462 5897 }
5898 emit_jmp(0);
5899 }else
5900 #endif
5901 {
2330734f 5902 if(adj) emit_addimm(cc,-adj,cc);
277718fa 5903 store_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
5904 load_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
57871462 5905 if(internal)
5906 assem_debug("branch: internal\n");
5907 else
5908 assem_debug("branch: external\n");
277718fa 5909 if (internal && dops[(cinfo[i].ba - start) >> 2].is_ds) {
57871462 5910 ds_assemble_entry(i);
5911 }
5912 else {
277718fa 5913 add_to_linker(out,cinfo[i].ba,internal);
57871462 5914 emit_jmp(0);
5915 }
5916 }
df4dc2b1 5917 set_jump_target(nottaken, out);
57871462 5918 }
5919
5920 if(adj) {
2330734f 5921 if(!invert) emit_addimm(cc,adj,cc);
57871462 5922 }
5923 } // (!unconditional)
5924 } // if(ooo)
5925 else
5926 {
5927 // In-order execution (branch first)
5928 //printf("IOE\n");
df4dc2b1 5929 void *nottaken = NULL;
de6dbc52 5930 if (!unconditional && !nevertaken) {
ecca05e3 5931 assert(s1l >= 0);
5932 emit_test(s1l, s1l);
5933 }
5934 if (dops[i].rt1 == 31) {
5935 int rt, return_address;
5936 rt = get_reg(branch_regs[i].regmap,31);
5937 if(rt >= 0) {
a6491170 5938 // Save the PC even if the branch is not taken
ecca05e3 5939 return_address = start + i*4+8;
5940 emit_movimm(return_address, rt); // PC into link register
a6491170 5941 #ifdef IMM_PREFETCH
df4dc2b1 5942 emit_prefetch(hash_table_get(return_address));
a6491170 5943 #endif
5944 }
5945 }
de6dbc52 5946 if (!unconditional && !nevertaken) {
ecca05e3 5947 nottaken = out;
5948 if (!(dops[i].opcode2 & 1)) // BLTZ/BLTZAL
5949 emit_jns(DJT_1);
5950 else // BGEZ/BGEZAL
5951 emit_js(DJT_1);
5952 }
57871462 5953 int adj;
5954 uint64_t ds_unneeded=branch_regs[i].u;
cf95b4f0 5955 ds_unneeded&=~((1LL<<dops[i+1].rs1)|(1LL<<dops[i+1].rs2));
57871462 5956 ds_unneeded|=1;
57871462 5957 // branch taken
5958 if(!nevertaken) {
5959 //assem_debug("1:\n");
ad49de89 5960 wb_invalidate(regs[i].regmap,branch_regs[i].regmap,regs[i].dirty,ds_unneeded);
57871462 5961 // load regs
cf95b4f0 5962 load_regs(regs[i].regmap,branch_regs[i].regmap,dops[i+1].rs1,dops[i+1].rs2);
57871462 5963 address_generation(i+1,&branch_regs[i],0);
37387d8b 5964 if (ram_offset)
53358c1d 5965 load_reg(regs[i].regmap,branch_regs[i].regmap,ROREG);
ad49de89 5966 load_regs(regs[i].regmap,branch_regs[i].regmap,CCREG,INVCP);
57871462 5967 ds_assemble(i+1,&branch_regs[i]);
5968 cc=get_reg(branch_regs[i].regmap,CCREG);
5969 if(cc==-1) {
5970 emit_loadreg(CCREG,cc=HOST_CCREG);
5971 // CHECK: Is the following instruction (fall thru) allocated ok?
5972 }
5973 assert(cc==HOST_CCREG);
277718fa 5974 store_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
5975 do_cc(i,i_regmap,&adj,cinfo[i].ba,TAKEN,0);
57871462 5976 assem_debug("cycle count (adj)\n");
277718fa 5977 if(adj) emit_addimm(cc, cinfo[i].ccadj + CLOCK_ADJUST(2) - adj, cc);
5978 load_regs_bt(branch_regs[i].regmap,branch_regs[i].dirty,cinfo[i].ba);
57871462 5979 if(internal)
5980 assem_debug("branch: internal\n");
5981 else
5982 assem_debug("branch: external\n");
277718fa 5983 if (internal && dops[(cinfo[i].ba - start) >> 2].is_ds) {
57871462 5984 ds_assemble_entry(i);
5985 }
5986 else {
277718fa 5987 add_to_linker(out,cinfo[i].ba,internal);
57871462 5988 emit_jmp(0);
5989 }
5990 }
5991 // branch not taken
57871462 5992 if(!unconditional) {
de6dbc52 5993 if (!nevertaken) {
5994 assert(nottaken);
5995 set_jump_target(nottaken, out);
5996 }
57871462 5997 assem_debug("1:\n");
fe807a8a 5998 wb_invalidate(regs[i].regmap,branch_regs[i].regmap,regs[i].dirty,ds_unneeded);
5999 load_regs(regs[i].regmap,branch_regs[i].regmap,dops[i+1].rs1,dops[i+1].rs2);
6000 address_generation(i+1,&branch_regs[i],0);
5a18ce2e 6001 if (ram_offset)
53358c1d 6002 load_reg(regs[i].regmap,branch_regs[i].regmap,ROREG);
5a18ce2e 6003 load_regs(regs[i].regmap,branch_regs[i].regmap,CCREG,INVCP);
fe807a8a 6004 ds_assemble(i+1,&branch_regs[i]);
57871462 6005 cc=get_reg(branch_regs[i].regmap,CCREG);
fe807a8a 6006 if (cc == -1) {
57871462 6007 // Cycle count isn't in a register, temporarily load it then write it out
6008 emit_loadreg(CCREG,HOST_CCREG);
277718fa 6009 emit_addimm_and_set_flags(cinfo[i].ccadj + CLOCK_ADJUST(2), HOST_CCREG);
b14b6a8f 6010 void *jaddr=out;
57871462 6011 emit_jns(0);
b14b6a8f 6012 add_stub(CC_STUB,jaddr,out,0,i,start+i*4+8,NOTTAKEN,0);
57871462 6013 emit_storereg(CCREG,HOST_CCREG);
6014 }
6015 else{
6016 cc=get_reg(i_regmap,CCREG);
6017 assert(cc==HOST_CCREG);
277718fa 6018 emit_addimm_and_set_flags(cinfo[i].ccadj + CLOCK_ADJUST(2), cc);
b14b6a8f 6019 void *jaddr=out;
57871462 6020 emit_jns(0);
fe807a8a 6021 add_stub(CC_STUB,jaddr,out,0,i,start+i*4+8,NOTTAKEN,0);
57871462 6022 }
6023 }
6024 }
6025}
6026
670c0f22 6027static void check_regmap(signed char *regmap)
6028{
6029#ifndef NDEBUG
6030 int i,j;
6031 for (i = 0; i < HOST_REGS; i++) {
6032 if (regmap[i] < 0)
6033 continue;
6034 for (j = i + 1; j < HOST_REGS; j++)
6035 assert(regmap[i] != regmap[j]);
6036 }
6037#endif
6038}
6039
4600ba03 6040#ifdef DISASM
2acc46cd 6041#include <inttypes.h>
53dc27f6 6042static char insn[MAXBLOCK][10];
6043
6044#define set_mnemonic(i_, n_) \
6045 strcpy(insn[i_], n_)
6046
2acc46cd 6047void print_regmap(const char *name, const signed char *regmap)
6048{
6049 char buf[5];
6050 int i, l;
6051 fputs(name, stdout);
6052 for (i = 0; i < HOST_REGS; i++) {
6053 l = 0;
6054 if (regmap[i] >= 0)
6055 l = snprintf(buf, sizeof(buf), "$%d", regmap[i]);
6056 for (; l < 3; l++)
6057 buf[l] = ' ';
6058 buf[l] = 0;
6059 printf(" r%d=%s", i, buf);
6060 }
6061 fputs("\n", stdout);
6062}
6063
57871462 6064 /* disassembly */
6065void disassemble_inst(int i)
6066{
cf95b4f0 6067 if (dops[i].bt) printf("*"); else printf(" ");
6068 switch(dops[i].itype) {
57871462 6069 case UJUMP:
277718fa 6070 printf (" %x: %s %8x\n",start+i*4,insn[i],cinfo[i].ba);break;
57871462 6071 case CJUMP:
277718fa 6072 printf (" %x: %s r%d,r%d,%8x\n",start+i*4,insn[i],dops[i].rs1,dops[i].rs2,i?start+i*4+4+((signed int)((unsigned int)source[i]<<16)>>14):cinfo[i].ba);break;
57871462 6073 case SJUMP:
cf95b4f0 6074 printf (" %x: %s r%d,%8x\n",start+i*4,insn[i],dops[i].rs1,start+i*4+4+((signed int)((unsigned int)source[i]<<16)>>14));break;
57871462 6075 case RJUMP:
ecca05e3 6076 if (dops[i].opcode2 == 9 && dops[i].rt1 != 31)
cf95b4f0 6077 printf (" %x: %s r%d,r%d\n",start+i*4,insn[i],dops[i].rt1,dops[i].rs1);
5067f341 6078 else
cf95b4f0 6079 printf (" %x: %s r%d\n",start+i*4,insn[i],dops[i].rs1);
5067f341 6080 break;
57871462 6081 case IMM16:
cf95b4f0 6082 if(dops[i].opcode==0xf) //LUI
277718fa 6083 printf (" %x: %s r%d,%4x0000\n",start+i*4,insn[i],dops[i].rt1,cinfo[i].imm&0xffff);
57871462 6084 else
277718fa 6085 printf (" %x: %s r%d,r%d,%d\n",start+i*4,insn[i],dops[i].rt1,dops[i].rs1,cinfo[i].imm);
57871462 6086 break;
6087 case LOAD:
6088 case LOADLR:
277718fa 6089 printf (" %x: %s r%d,r%d+%x\n",start+i*4,insn[i],dops[i].rt1,dops[i].rs1,cinfo[i].imm);
57871462 6090 break;
6091 case STORE:
6092 case STORELR:
277718fa 6093 printf (" %x: %s r%d,r%d+%x\n",start+i*4,insn[i],dops[i].rs2,dops[i].rs1,cinfo[i].imm);
57871462 6094 break;
6095 case ALU:
6096 case SHIFT:
cf95b4f0 6097 printf (" %x: %s r%d,r%d,r%d\n",start+i*4,insn[i],dops[i].rt1,dops[i].rs1,dops[i].rs2);
57871462 6098 break;
6099 case MULTDIV:
cf95b4f0 6100 printf (" %x: %s r%d,r%d\n",start+i*4,insn[i],dops[i].rs1,dops[i].rs2);
57871462 6101 break;
6102 case SHIFTIMM:
277718fa 6103 printf (" %x: %s r%d,r%d,%d\n",start+i*4,insn[i],dops[i].rt1,dops[i].rs1,cinfo[i].imm);
57871462 6104 break;
6105 case MOV:
cf95b4f0 6106 if((dops[i].opcode2&0x1d)==0x10)
6107 printf (" %x: %s r%d\n",start+i*4,insn[i],dops[i].rt1);
6108 else if((dops[i].opcode2&0x1d)==0x11)
6109 printf (" %x: %s r%d\n",start+i*4,insn[i],dops[i].rs1);
57871462 6110 else
6111 printf (" %x: %s\n",start+i*4,insn[i]);
6112 break;
6113 case COP0:
cf95b4f0 6114 if(dops[i].opcode2==0)
6115 printf (" %x: %s r%d,cpr0[%d]\n",start+i*4,insn[i],dops[i].rt1,(source[i]>>11)&0x1f); // MFC0
6116 else if(dops[i].opcode2==4)
6117 printf (" %x: %s r%d,cpr0[%d]\n",start+i*4,insn[i],dops[i].rs1,(source[i]>>11)&0x1f); // MTC0
57871462 6118 else printf (" %x: %s\n",start+i*4,insn[i]);
6119 break;
b9b61529 6120 case COP2:
cf95b4f0 6121 if(dops[i].opcode2<3)
6122 printf (" %x: %s r%d,cpr2[%d]\n",start+i*4,insn[i],dops[i].rt1,(source[i]>>11)&0x1f); // MFC2
6123 else if(dops[i].opcode2>3)
6124 printf (" %x: %s r%d,cpr2[%d]\n",start+i*4,insn[i],dops[i].rs1,(source[i]>>11)&0x1f); // MTC2
b9b61529 6125 else printf (" %x: %s\n",start+i*4,insn[i]);
6126 break;
b9b61529 6127 case C2LS:
277718fa 6128 printf (" %x: %s cpr2[%d],r%d+%x\n",start+i*4,insn[i],(source[i]>>16)&0x1f,dops[i].rs1,cinfo[i].imm);
b9b61529 6129 break;
1e973cb0 6130 case INTCALL:
6131 printf (" %x: %s (INTCALL)\n",start+i*4,insn[i]);
6132 break;
57871462 6133 default:
6134 //printf (" %s %8x\n",insn[i],source[i]);
6135 printf (" %x: %s\n",start+i*4,insn[i]);
6136 }
a5cd72d0 6137 #ifndef REGMAP_PRINT
2acc46cd 6138 return;
a5cd72d0 6139 #endif
33a1eda1 6140 printf("D: %x WD: %x U: %"PRIx64" hC: %x hWC: %x hLC: %x\n",
a5cd72d0 6141 regs[i].dirty, regs[i].wasdirty, unneeded_reg[i],
6142 regs[i].isconst, regs[i].wasconst, regs[i].loadedconst);
2acc46cd 6143 print_regmap("pre: ", regmap_pre[i]);
6144 print_regmap("entry: ", regs[i].regmap_entry);
6145 print_regmap("map: ", regs[i].regmap);
6146 if (dops[i].is_jump) {
6147 print_regmap("bentry:", branch_regs[i].regmap_entry);
6148 print_regmap("bmap: ", branch_regs[i].regmap);
6149 }
57871462 6150}
4600ba03 6151#else
53dc27f6 6152#define set_mnemonic(i_, n_)
4600ba03 6153static void disassemble_inst(int i) {}
6154#endif // DISASM
57871462 6155
d848b60a 6156#define DRC_TEST_VAL 0x74657374
6157
d9e2b173 6158static noinline void new_dynarec_test(void)
d848b60a 6159{
be516ebe 6160 int (*testfunc)(void);
d148d265 6161 void *beginning;
be516ebe 6162 int ret[2];
6163 size_t i;
d148d265 6164
687b4580 6165 // check structure linkage
7c3a5182 6166 if ((u_char *)rcnts - (u_char *)&psxRegs != sizeof(psxRegs))
687b4580 6167 {
7c3a5182 6168 SysPrintf("linkage_arm* miscompilation/breakage detected.\n");
687b4580 6169 }
6170
d9e2b173 6171 SysPrintf("(%p) testing if we can run recompiled code @%p...\n",
6172 new_dynarec_test, out);
6173 ((volatile u_int *)NDRC_WRITE_OFFSET(out))[0]++; // make the cache dirty
be516ebe 6174
6175 for (i = 0; i < ARRAY_SIZE(ret); i++) {
2a014d73 6176 out = ndrc->translation_cache;
be516ebe 6177 beginning = start_block();
6178 emit_movimm(DRC_TEST_VAL + i, 0); // test
6179 emit_ret();
6180 literal_pool(0);
6181 end_block(beginning);
6182 testfunc = beginning;
6183 ret[i] = testfunc();
6184 }
6185
6186 if (ret[0] == DRC_TEST_VAL && ret[1] == DRC_TEST_VAL + 1)
d848b60a 6187 SysPrintf("test passed.\n");
6188 else
be516ebe 6189 SysPrintf("test failed, will likely crash soon (r=%08x %08x)\n", ret[0], ret[1]);
2a014d73 6190 out = ndrc->translation_cache;
d848b60a 6191}
6192
dc990066 6193// clear the state completely, instead of just marking
6194// things invalid like invalidate_all_pages() does
919981d0 6195void new_dynarec_clear_full(void)
57871462 6196{
57871462 6197 int n;
2a014d73 6198 out = ndrc->translation_cache;
35775df7 6199 memset(invalid_code,1,sizeof(invalid_code));
6200 memset(hash_table,0xff,sizeof(hash_table));
57871462 6201 memset(mini_ht,-1,sizeof(mini_ht));
dc990066 6202 memset(shadow,0,sizeof(shadow));
57871462 6203 copy=shadow;
93c0345b 6204 expirep = EXPIRITY_OFFSET;
57871462 6205 pending_exception=0;
6206 literalcount=0;
57871462 6207 stop_after_jal=0;
9be4ba64 6208 inv_code_start=inv_code_end=~0;
7f94b097 6209 hack_addr=0;
39b71d9a 6210 f1_hack=0;
93c0345b 6211 for (n = 0; n < ARRAY_SIZE(blocks); n++)
6212 blocks_clear(&blocks[n]);
b7ad2f2c 6213 for (n = 0; n < ARRAY_SIZE(jumps); n++) {
6214 free(jumps[n]);
6215 jumps[n] = NULL;
6216 }
104df9d3 6217 stat_clear(stat_blocks);
6218 stat_clear(stat_links);
32631e6a 6219
d5aeda23 6220 cycle_multiplier_old = Config.cycle_multiplier;
32631e6a 6221 new_dynarec_hacks_old = new_dynarec_hacks;
dc990066 6222}
6223
919981d0 6224void new_dynarec_init(void)
dc990066 6225{
66ea165f 6226 SysPrintf("Init new dynarec, ndrc size %x\n", (int)sizeof(*ndrc));
1e212a25 6227
0aeb0cb9 6228#ifdef _3DS
6229 check_rosalina();
6230#endif
2a014d73 6231#ifdef BASE_ADDR_DYNAMIC
1e212a25 6232 #ifdef VITA
0aeb0cb9 6233 sceBlock = getVMBlock(); //sceKernelAllocMemBlockForVM("code", sizeof(*ndrc));
66ea165f 6234 if (sceBlock <= 0)
6235 SysPrintf("sceKernelAllocMemBlockForVM failed: %x\n", sceBlock);
2a014d73 6236 int ret = sceKernelGetMemBlockBase(sceBlock, (void **)&ndrc);
1e212a25 6237 if (ret < 0)
66ea165f 6238 SysPrintf("sceKernelGetMemBlockBase failed: %x\n", ret);
0aeb0cb9 6239 sceKernelOpenVMDomain();
6240 sceClibPrintf("translation_cache = 0x%08lx\n ", (long)ndrc->translation_cache);
6241 #elif defined(_MSC_VER)
6242 ndrc = VirtualAlloc(NULL, sizeof(*ndrc), MEM_COMMIT | MEM_RESERVE,
6243 PAGE_EXECUTE_READWRITE);
3039c914 6244 #elif defined(HAVE_LIBNX)
6245 Result rc = jitCreate(&g_jit, sizeof(*ndrc));
6246 if (R_FAILED(rc))
6247 SysPrintf("jitCreate failed: %08x\n", rc);
6248 SysPrintf("jitCreate: RX: %p RW: %p type: %d\n", g_jit.rx_addr, g_jit.rw_addr, g_jit.type);
d9e2b173 6249 jitTransitionToWritable(&g_jit);
3039c914 6250 ndrc = g_jit.rx_addr;
6251 ndrc_write_ofs = (char *)g_jit.rw_addr - (char *)ndrc;
d9e2b173 6252 memset(NDRC_WRITE_OFFSET(&ndrc->tramp), 0, sizeof(ndrc->tramp));
1e212a25 6253 #else
2a014d73 6254 uintptr_t desired_addr = 0;
3039c914 6255 int prot = PROT_READ | PROT_WRITE | PROT_EXEC;
6256 int flags = MAP_PRIVATE | MAP_ANONYMOUS;
6257 int fd = -1;
2a014d73 6258 #ifdef __ELF__
6259 extern char _end;
6260 desired_addr = ((uintptr_t)&_end + 0xffffff) & ~0xffffffl;
6261 #endif
d9e2b173 6262 #ifdef TC_WRITE_OFFSET
3039c914 6263 // mostly for testing
6264 fd = open("/dev/shm/pcsxr", O_CREAT | O_RDWR, 0600);
6265 ftruncate(fd, sizeof(*ndrc));
6266 void *mw = mmap(NULL, sizeof(*ndrc), PROT_READ | PROT_WRITE,
6267 (flags = MAP_SHARED), fd, 0);
6268 assert(mw != MAP_FAILED);
6269 prot = PROT_READ | PROT_EXEC;
6270 #endif
6271 ndrc = mmap((void *)desired_addr, sizeof(*ndrc), prot, flags, fd, 0);
2a014d73 6272 if (ndrc == MAP_FAILED) {
d848b60a 6273 SysPrintf("mmap() failed: %s\n", strerror(errno));
1e212a25 6274 abort();
d848b60a 6275 }
d9e2b173 6276 #ifdef TC_WRITE_OFFSET
3039c914 6277 ndrc_write_ofs = (char *)mw - (char *)ndrc;
6278 #endif
1e212a25 6279 #endif
6280#else
6281 #ifndef NO_WRITE_EXEC
bdeade46 6282 // not all systems allow execute in data segment by default
761fdd0a 6283 // size must be 4K aligned for 3DS?
6284 if (mprotect(ndrc, sizeof(*ndrc),
2a014d73 6285 PROT_READ | PROT_WRITE | PROT_EXEC) != 0)
d848b60a 6286 SysPrintf("mprotect() failed: %s\n", strerror(errno));
1e212a25 6287 #endif
dc990066 6288#endif
2a014d73 6289 out = ndrc->translation_cache;
dc990066 6290 new_dynarec_clear_full();
6291#ifdef HOST_IMM8
6292 // Copy this into local area so we don't have to put it in every literal pool
6293 invc_ptr=invalid_code;
6294#endif
57871462 6295 arch_init();
d848b60a 6296 new_dynarec_test();
33a1eda1 6297 ram_offset = (uintptr_t)psxM - 0x80000000;
b105cf4f 6298 if (ram_offset!=0)
c43b5311 6299 SysPrintf("warning: RAM is not directly mapped, performance will suffer\n");
398d6924 6300 SysPrintf("Mapped (RAM/scrp/ROM/LUTs/TC):\n");
6301 SysPrintf("%p/%p/%p/%p/%p\n", psxM, psxH, psxR, mem_rtab, out);
57871462 6302}
6303
919981d0 6304void new_dynarec_cleanup(void)
57871462 6305{
6306 int n;
2a014d73 6307#ifdef BASE_ADDR_DYNAMIC
1e212a25 6308 #ifdef VITA
66ea165f 6309 // sceBlock is managed by retroarch's bootstrap code
9c67c98f 6310 //sceKernelFreeMemBlock(sceBlock);
6311 //sceBlock = -1;
3039c914 6312 #elif defined(HAVE_LIBNX)
6313 jitClose(&g_jit);
6314 ndrc = NULL;
1e212a25 6315 #else
2a014d73 6316 if (munmap(ndrc, sizeof(*ndrc)) < 0)
1e212a25 6317 SysPrintf("munmap() failed\n");
3039c914 6318 ndrc = NULL;
bdeade46 6319 #endif
1e212a25 6320#endif
93c0345b 6321 for (n = 0; n < ARRAY_SIZE(blocks); n++)
6322 blocks_clear(&blocks[n]);
b7ad2f2c 6323 for (n = 0; n < ARRAY_SIZE(jumps); n++) {
6324 free(jumps[n]);
6325 jumps[n] = NULL;
6326 }
104df9d3 6327 stat_clear(stat_blocks);
6328 stat_clear(stat_links);
ece032e6 6329 new_dynarec_print_stats();
57871462 6330}
6331
03f55e6b 6332static u_int *get_source_start(u_int addr, u_int *limit)
57871462 6333{
33a1eda1 6334 if (addr < 0x00800000
6335 || (0x80000000 <= addr && addr < 0x80800000)
6336 || (0xa0000000 <= addr && addr < 0xa0800000))
a3203cf4 6337 {
03f55e6b 6338 // used for BIOS calls mostly?
33a1eda1 6339 *limit = (addr & 0xa0600000) + 0x00200000;
6340 return (u_int *)(psxM + (addr & 0x1fffff));
03f55e6b 6341 }
6342 else if (!Config.HLE && (
6343 /* (0x9fc00000 <= addr && addr < 0x9fc80000) ||*/
a3203cf4 6344 (0xbfc00000 <= addr && addr < 0xbfc80000)))
6345 {
6346 // BIOS. The multiplier should be much higher as it's uncached 8bit mem,
d5aeda23 6347 // but timings in PCSX are too tied to the interpreter's 2-per-insn assumption
d62c125a 6348 if (!HACK_ENABLED(NDHACK_OVERRIDE_CYCLE_M))
24058131 6349 cycle_multiplier_active = 200;
a3203cf4 6350
03f55e6b 6351 *limit = (addr & 0xfff00000) | 0x80000;
01d26796 6352 return (u_int *)((u_char *)psxR + (addr&0x7ffff));
03f55e6b 6353 }
581335b0 6354 return NULL;
03f55e6b 6355}
6356
6357static u_int scan_for_ret(u_int addr)
6358{
6359 u_int limit = 0;
6360 u_int *mem;
6361
6362 mem = get_source_start(addr, &limit);
6363 if (mem == NULL)
6364 return addr;
6365
6366 if (limit > addr + 0x1000)
6367 limit = addr + 0x1000;
6368 for (; addr < limit; addr += 4, mem++) {
6369 if (*mem == 0x03e00008) // jr $ra
6370 return addr + 8;
57871462 6371 }
581335b0 6372 return addr;
03f55e6b 6373}
6374
6375struct savestate_block {
6376 uint32_t addr;
6377 uint32_t regflags;
6378};
6379
6380static int addr_cmp(const void *p1_, const void *p2_)
6381{
6382 const struct savestate_block *p1 = p1_, *p2 = p2_;
6383 return p1->addr - p2->addr;
6384}
6385
6386int new_dynarec_save_blocks(void *save, int size)
6387{
104df9d3 6388 struct savestate_block *sblocks = save;
6389 int maxcount = size / sizeof(sblocks[0]);
03f55e6b 6390 struct savestate_block tmp_blocks[1024];
104df9d3 6391 struct block_info *block;
03f55e6b 6392 int p, s, d, o, bcnt;
6393 u_int addr;
6394
6395 o = 0;
104df9d3 6396 for (p = 0; p < ARRAY_SIZE(blocks); p++) {
03f55e6b 6397 bcnt = 0;
104df9d3 6398 for (block = blocks[p]; block != NULL; block = block->next) {
6399 if (block->is_dirty)
6400 continue;
6401 tmp_blocks[bcnt].addr = block->start;
6402 tmp_blocks[bcnt].regflags = block->reg_sv_flags;
03f55e6b 6403 bcnt++;
6404 }
6405 if (bcnt < 1)
6406 continue;
6407 qsort(tmp_blocks, bcnt, sizeof(tmp_blocks[0]), addr_cmp);
6408
6409 addr = tmp_blocks[0].addr;
6410 for (s = d = 0; s < bcnt; s++) {
6411 if (tmp_blocks[s].addr < addr)
6412 continue;
6413 if (d == 0 || tmp_blocks[d-1].addr != tmp_blocks[s].addr)
6414 tmp_blocks[d++] = tmp_blocks[s];
6415 addr = scan_for_ret(tmp_blocks[s].addr);
6416 }
6417
6418 if (o + d > maxcount)
6419 d = maxcount - o;
104df9d3 6420 memcpy(&sblocks[o], tmp_blocks, d * sizeof(sblocks[0]));
03f55e6b 6421 o += d;
6422 }
6423
104df9d3 6424 return o * sizeof(sblocks[0]);
03f55e6b 6425}
6426
6427void new_dynarec_load_blocks(const void *save, int size)
6428{
104df9d3 6429 const struct savestate_block *sblocks = save;
6430 int count = size / sizeof(sblocks[0]);
6431 struct block_info *block;
03f55e6b 6432 u_int regs_save[32];
104df9d3 6433 u_int page;
03f55e6b 6434 uint32_t f;
6435 int i, b;
6436
104df9d3 6437 // restore clean blocks, if any
6438 for (page = 0, b = i = 0; page < ARRAY_SIZE(blocks); page++) {
6439 for (block = blocks[page]; block != NULL; block = block->next, b++) {
6440 if (!block->is_dirty)
6441 continue;
6442 assert(block->source && block->copy);
6443 if (memcmp(block->source, block->copy, block->len))
6444 continue;
6445
6446 // see try_restore_block
6447 block->is_dirty = 0;
6448 mark_invalid_code(block->start, block->len, 0);
6449 i++;
6450 }
6451 }
6452 inv_debug("load_blocks: %d/%d clean blocks\n", i, b);
03f55e6b 6453
6454 // change GPRs for speculation to at least partially work..
6455 memcpy(regs_save, &psxRegs.GPR, sizeof(regs_save));
6456 for (i = 1; i < 32; i++)
6457 psxRegs.GPR.r[i] = 0x80000000;
6458
6459 for (b = 0; b < count; b++) {
104df9d3 6460 for (f = sblocks[b].regflags, i = 0; f; f >>= 1, i++) {
03f55e6b 6461 if (f & 1)
6462 psxRegs.GPR.r[i] = 0x1f800000;
6463 }
6464
104df9d3 6465 ndrc_get_addr_ht(sblocks[b].addr);
03f55e6b 6466
104df9d3 6467 for (f = sblocks[b].regflags, i = 0; f; f >>= 1, i++) {
03f55e6b 6468 if (f & 1)
6469 psxRegs.GPR.r[i] = 0x80000000;
6470 }
6471 }
6472
6473 memcpy(&psxRegs.GPR, regs_save, sizeof(regs_save));
6474}
6475
ece032e6 6476void new_dynarec_print_stats(void)
6477{
6478#ifdef STAT_PRINT
104df9d3 6479 printf("cc %3d,%3d,%3d lu%6d,%3d,%3d c%3d inv%3d,%3d tc_offs %zu b %u,%u\n",
ece032e6 6480 stat_bc_pre, stat_bc_direct, stat_bc_restore,
104df9d3 6481 stat_ht_lookups, stat_jump_in_lookups, stat_restore_tries,
6482 stat_restore_compares, stat_inv_addr_calls, stat_inv_hits,
6483 out - ndrc->translation_cache, stat_blocks, stat_links);
ece032e6 6484 stat_bc_direct = stat_bc_pre = stat_bc_restore =
104df9d3 6485 stat_ht_lookups = stat_jump_in_lookups = stat_restore_tries =
6486 stat_restore_compares = stat_inv_addr_calls = stat_inv_hits = 0;
ece032e6 6487#endif
6488}
6489
7f94b097 6490static int apply_hacks(void)
24058131 6491{
6492 int i;
6493 if (HACK_ENABLED(NDHACK_NO_COMPAT_HACKS))
7f94b097 6494 return 0;
24058131 6495 /* special hack(s) */
6496 for (i = 0; i < slen - 4; i++)
6497 {
6498 // lui a4, 0xf200; jal <rcnt_read>; addu a0, 2; slti v0, 28224
6499 if (source[i] == 0x3c04f200 && dops[i+1].itype == UJUMP
6500 && source[i+2] == 0x34840002 && dops[i+3].opcode == 0x0a
277718fa 6501 && cinfo[i+3].imm == 0x6e40 && dops[i+3].rs1 == 2)
24058131 6502 {
6503 SysPrintf("PE2 hack @%08x\n", start + (i+3)*4);
6504 dops[i + 3].itype = NOP;
6505 }
6506 }
6507 i = slen;
6508 if (i > 10 && source[i-1] == 0 && source[i-2] == 0x03e00008
6509 && source[i-4] == 0x8fbf0018 && source[i-6] == 0x00c0f809
6510 && dops[i-7].itype == STORE)
6511 {
6512 i = i-8;
6513 if (dops[i].itype == IMM16)
6514 i--;
6515 // swl r2, 15(r6); swr r2, 12(r6); sw r6, *; jalr r6
6516 if (dops[i].itype == STORELR && dops[i].rs1 == 6
6517 && dops[i-1].itype == STORELR && dops[i-1].rs1 == 6)
6518 {
7f94b097 6519 SysPrintf("F1 hack from %08x, old dst %08x\n", start, hack_addr);
6520 f1_hack = 1;
6521 return 1;
24058131 6522 }
6523 }
7f94b097 6524 return 0;
24058131 6525}
6526
de6dbc52 6527static int is_ld_use_hazard(int ld_rt, const struct decoded_insn *op)
03f55e6b 6528{
de6dbc52 6529 return ld_rt != 0 && (ld_rt == op->rs1 || ld_rt == op->rs2)
6530 && op->itype != LOADLR && op->itype != CJUMP && op->itype != SJUMP;
6531}
57871462 6532
de6dbc52 6533static void force_intcall(int i)
6534{
6535 memset(&dops[i], 0, sizeof(dops[i]));
6536 dops[i].itype = INTCALL;
6537 dops[i].rs1 = CCREG;
6538 dops[i].is_exception = 1;
6539 cinfo[i].ba = -1;
6540}
6541
6542static void disassemble_one(int i, u_int src)
6543{
6544 unsigned int type, op, op2, op3;
7ebfcedf 6545 memset(&dops[i], 0, sizeof(dops[i]));
277718fa 6546 memset(&cinfo[i], 0, sizeof(cinfo[i]));
6547 cinfo[i].ba = -1;
6548 cinfo[i].addr = -1;
de6dbc52 6549 dops[i].opcode = op = src >> 26;
277718fa 6550 op2 = 0;
a5cd72d0 6551 type = INTCALL;
6552 set_mnemonic(i, "???");
57871462 6553 switch(op)
6554 {
a5cd72d0 6555 case 0x00: set_mnemonic(i, "special");
de6dbc52 6556 op2 = src & 0x3f;
57871462 6557 switch(op2)
6558 {
53dc27f6 6559 case 0x00: set_mnemonic(i, "SLL"); type=SHIFTIMM; break;
6560 case 0x02: set_mnemonic(i, "SRL"); type=SHIFTIMM; break;
6561 case 0x03: set_mnemonic(i, "SRA"); type=SHIFTIMM; break;
6562 case 0x04: set_mnemonic(i, "SLLV"); type=SHIFT; break;
6563 case 0x06: set_mnemonic(i, "SRLV"); type=SHIFT; break;
6564 case 0x07: set_mnemonic(i, "SRAV"); type=SHIFT; break;
6565 case 0x08: set_mnemonic(i, "JR"); type=RJUMP; break;
6566 case 0x09: set_mnemonic(i, "JALR"); type=RJUMP; break;
6567 case 0x0C: set_mnemonic(i, "SYSCALL"); type=SYSCALL; break;
6568 case 0x0D: set_mnemonic(i, "BREAK"); type=SYSCALL; break;
53dc27f6 6569 case 0x10: set_mnemonic(i, "MFHI"); type=MOV; break;
6570 case 0x11: set_mnemonic(i, "MTHI"); type=MOV; break;
6571 case 0x12: set_mnemonic(i, "MFLO"); type=MOV; break;
6572 case 0x13: set_mnemonic(i, "MTLO"); type=MOV; break;
6573 case 0x18: set_mnemonic(i, "MULT"); type=MULTDIV; break;
6574 case 0x19: set_mnemonic(i, "MULTU"); type=MULTDIV; break;
6575 case 0x1A: set_mnemonic(i, "DIV"); type=MULTDIV; break;
6576 case 0x1B: set_mnemonic(i, "DIVU"); type=MULTDIV; break;
6577 case 0x20: set_mnemonic(i, "ADD"); type=ALU; break;
6578 case 0x21: set_mnemonic(i, "ADDU"); type=ALU; break;
6579 case 0x22: set_mnemonic(i, "SUB"); type=ALU; break;
6580 case 0x23: set_mnemonic(i, "SUBU"); type=ALU; break;
6581 case 0x24: set_mnemonic(i, "AND"); type=ALU; break;
6582 case 0x25: set_mnemonic(i, "OR"); type=ALU; break;
6583 case 0x26: set_mnemonic(i, "XOR"); type=ALU; break;
6584 case 0x27: set_mnemonic(i, "NOR"); type=ALU; break;
6585 case 0x2A: set_mnemonic(i, "SLT"); type=ALU; break;
6586 case 0x2B: set_mnemonic(i, "SLTU"); type=ALU; break;
57871462 6587 }
6588 break;
a5cd72d0 6589 case 0x01: set_mnemonic(i, "regimm");
6590 type = SJUMP;
de6dbc52 6591 op2 = (src >> 16) & 0x1f;
57871462 6592 switch(op2)
6593 {
a5cd72d0 6594 case 0x10: set_mnemonic(i, "BLTZAL"); break;
6595 case 0x11: set_mnemonic(i, "BGEZAL"); break;
6596 default:
6597 if (op2 & 1)
6598 set_mnemonic(i, "BGEZ");
6599 else
6600 set_mnemonic(i, "BLTZ");
57871462 6601 }
6602 break;
53dc27f6 6603 case 0x02: set_mnemonic(i, "J"); type=UJUMP; break;
6604 case 0x03: set_mnemonic(i, "JAL"); type=UJUMP; break;
6605 case 0x04: set_mnemonic(i, "BEQ"); type=CJUMP; break;
6606 case 0x05: set_mnemonic(i, "BNE"); type=CJUMP; break;
6607 case 0x06: set_mnemonic(i, "BLEZ"); type=CJUMP; break;
6608 case 0x07: set_mnemonic(i, "BGTZ"); type=CJUMP; break;
6609 case 0x08: set_mnemonic(i, "ADDI"); type=IMM16; break;
6610 case 0x09: set_mnemonic(i, "ADDIU"); type=IMM16; break;
6611 case 0x0A: set_mnemonic(i, "SLTI"); type=IMM16; break;
6612 case 0x0B: set_mnemonic(i, "SLTIU"); type=IMM16; break;
6613 case 0x0C: set_mnemonic(i, "ANDI"); type=IMM16; break;
6614 case 0x0D: set_mnemonic(i, "ORI"); type=IMM16; break;
6615 case 0x0E: set_mnemonic(i, "XORI"); type=IMM16; break;
6616 case 0x0F: set_mnemonic(i, "LUI"); type=IMM16; break;
a5cd72d0 6617 case 0x10: set_mnemonic(i, "COP0");
de6dbc52 6618 op2 = (src >> 21) & 0x1f;
a5cd72d0 6619 if (op2 & 0x10) {
de6dbc52 6620 op3 = src & 0x1f;
a5cd72d0 6621 switch (op3)
6622 {
6623 case 0x01: case 0x02: case 0x06: case 0x08: type = INTCALL; break;
6624 case 0x10: set_mnemonic(i, "RFE"); type=RFE; break;
6625 default: type = OTHER; break;
6626 }
6627 break;
6628 }
57871462 6629 switch(op2)
6630 {
a5cd72d0 6631 u32 rd;
6632 case 0x00:
6633 set_mnemonic(i, "MFC0");
de6dbc52 6634 rd = (src >> 11) & 0x1F;
a5cd72d0 6635 if (!(0x00000417u & (1u << rd)))
6636 type = COP0;
6637 break;
53dc27f6 6638 case 0x04: set_mnemonic(i, "MTC0"); type=COP0; break;
a5cd72d0 6639 case 0x02:
6640 case 0x06: type = INTCALL; break;
6641 default: type = OTHER; break;
57871462 6642 }
6643 break;
a5cd72d0 6644 case 0x11: set_mnemonic(i, "COP1");
de6dbc52 6645 op2 = (src >> 21) & 0x1f;
57871462 6646 break;
a5cd72d0 6647 case 0x12: set_mnemonic(i, "COP2");
de6dbc52 6648 op2 = (src >> 21) & 0x1f;
a5cd72d0 6649 if (op2 & 0x10) {
6650 type = OTHER;
de6dbc52 6651 if (gte_handlers[src & 0x3f] != NULL) {
53dc27f6 6652#ifdef DISASM
de6dbc52 6653 if (gte_regnames[src & 0x3f] != NULL)
6654 strcpy(insn[i], gte_regnames[src & 0x3f]);
bedfea38 6655 else
de6dbc52 6656 snprintf(insn[i], sizeof(insn[i]), "COP2 %x", src & 0x3f);
53dc27f6 6657#endif
a5cd72d0 6658 type = C2OP;
c7abc864 6659 }
6660 }
6661 else switch(op2)
b9b61529 6662 {
53dc27f6 6663 case 0x00: set_mnemonic(i, "MFC2"); type=COP2; break;
6664 case 0x02: set_mnemonic(i, "CFC2"); type=COP2; break;
6665 case 0x04: set_mnemonic(i, "MTC2"); type=COP2; break;
6666 case 0x06: set_mnemonic(i, "CTC2"); type=COP2; break;
b9b61529 6667 }
6668 break;
a5cd72d0 6669 case 0x13: set_mnemonic(i, "COP3");
de6dbc52 6670 op2 = (src >> 21) & 0x1f;
a5cd72d0 6671 break;
6672 case 0x20: set_mnemonic(i, "LB"); type=LOAD; break;
6673 case 0x21: set_mnemonic(i, "LH"); type=LOAD; break;
6674 case 0x22: set_mnemonic(i, "LWL"); type=LOADLR; break;
6675 case 0x23: set_mnemonic(i, "LW"); type=LOAD; break;
6676 case 0x24: set_mnemonic(i, "LBU"); type=LOAD; break;
6677 case 0x25: set_mnemonic(i, "LHU"); type=LOAD; break;
6678 case 0x26: set_mnemonic(i, "LWR"); type=LOADLR; break;
6679 case 0x28: set_mnemonic(i, "SB"); type=STORE; break;
6680 case 0x29: set_mnemonic(i, "SH"); type=STORE; break;
6681 case 0x2A: set_mnemonic(i, "SWL"); type=STORELR; break;
6682 case 0x2B: set_mnemonic(i, "SW"); type=STORE; break;
6683 case 0x2E: set_mnemonic(i, "SWR"); type=STORELR; break;
53dc27f6 6684 case 0x32: set_mnemonic(i, "LWC2"); type=C2LS; break;
6685 case 0x3A: set_mnemonic(i, "SWC2"); type=C2LS; break;
a5cd72d0 6686 case 0x3B:
de6dbc52 6687 if (Config.HLE && (src & 0x03ffffff) < ARRAY_SIZE(psxHLEt)) {
a5cd72d0 6688 set_mnemonic(i, "HLECALL");
6689 type = HLECALL;
6690 }
6691 break;
6692 default:
90ae6d4e 6693 break;
57871462 6694 }
a5cd72d0 6695 if (type == INTCALL)
de6dbc52 6696 SysPrintf("NI %08x @%08x (%08x)\n", src, start + i*4, start);
cf95b4f0 6697 dops[i].itype=type;
6698 dops[i].opcode2=op2;
57871462 6699 /* Get registers/immediates */
53dc27f6 6700 dops[i].use_lt1=0;
bedfea38 6701 gte_rs[i]=gte_rt[i]=0;
a5cd72d0 6702 dops[i].rs1 = 0;
6703 dops[i].rs2 = 0;
6704 dops[i].rt1 = 0;
6705 dops[i].rt2 = 0;
57871462 6706 switch(type) {
6707 case LOAD:
de6dbc52 6708 dops[i].rs1 = (src >> 21) & 0x1f;
6709 dops[i].rt1 = (src >> 16) & 0x1f;
6710 cinfo[i].imm = (short)src;
57871462 6711 break;
6712 case STORE:
6713 case STORELR:
de6dbc52 6714 dops[i].rs1 = (src >> 21) & 0x1f;
6715 dops[i].rs2 = (src >> 16) & 0x1f;
6716 cinfo[i].imm = (short)src;
57871462 6717 break;
6718 case LOADLR:
6719 // LWL/LWR only load part of the register,
6720 // therefore the target register must be treated as a source too
de6dbc52 6721 dops[i].rs1 = (src >> 21) & 0x1f;
6722 dops[i].rs2 = (src >> 16) & 0x1f;
6723 dops[i].rt1 = (src >> 16) & 0x1f;
6724 cinfo[i].imm = (short)src;
57871462 6725 break;
6726 case IMM16:
cf95b4f0 6727 if (op==0x0f) dops[i].rs1=0; // LUI instruction has no source register
de6dbc52 6728 else dops[i].rs1 = (src >> 21) & 0x1f;
6729 dops[i].rs2 = 0;
6730 dops[i].rt1 = (src >> 16) & 0x1f;
57871462 6731 if(op>=0x0c&&op<=0x0e) { // ANDI/ORI/XORI
de6dbc52 6732 cinfo[i].imm = (unsigned short)src;
57871462 6733 }else{
de6dbc52 6734 cinfo[i].imm = (short)src;
57871462 6735 }
57871462 6736 break;
6737 case UJUMP:
57871462 6738 // The JAL instruction writes to r31.
6739 if (op&1) {
cf95b4f0 6740 dops[i].rt1=31;
57871462 6741 }
cf95b4f0 6742 dops[i].rs2=CCREG;
57871462 6743 break;
6744 case RJUMP:
de6dbc52 6745 dops[i].rs1 = (src >> 21) & 0x1f;
5067f341 6746 // The JALR instruction writes to rd.
57871462 6747 if (op2&1) {
de6dbc52 6748 dops[i].rt1 = (src >> 11) & 0x1f;
57871462 6749 }
cf95b4f0 6750 dops[i].rs2=CCREG;
57871462 6751 break;
6752 case CJUMP:
de6dbc52 6753 dops[i].rs1 = (src >> 21) & 0x1f;
6754 dops[i].rs2 = (src >> 16) & 0x1f;
57871462 6755 if(op&2) { // BGTZ/BLEZ
cf95b4f0 6756 dops[i].rs2=0;
57871462 6757 }
57871462 6758 break;
6759 case SJUMP:
de6dbc52 6760 dops[i].rs1 = (src >> 21) & 0x1f;
6761 dops[i].rs2 = CCREG;
a5cd72d0 6762 if (op2 == 0x10 || op2 == 0x11) { // BxxAL
6763 dops[i].rt1 = 31;
57871462 6764 // NOTE: If the branch is not taken, r31 is still overwritten
6765 }
57871462 6766 break;
57871462 6767 case ALU:
de6dbc52 6768 dops[i].rs1=(src>>21)&0x1f; // source
6769 dops[i].rs2=(src>>16)&0x1f; // subtract amount
6770 dops[i].rt1=(src>>11)&0x1f; // destination
57871462 6771 break;
6772 case MULTDIV:
de6dbc52 6773 dops[i].rs1=(src>>21)&0x1f; // source
6774 dops[i].rs2=(src>>16)&0x1f; // divisor
cf95b4f0 6775 dops[i].rt1=HIREG;
6776 dops[i].rt2=LOREG;
57871462 6777 break;
6778 case MOV:
cf95b4f0 6779 if(op2==0x10) dops[i].rs1=HIREG; // MFHI
6780 if(op2==0x11) dops[i].rt1=HIREG; // MTHI
6781 if(op2==0x12) dops[i].rs1=LOREG; // MFLO
6782 if(op2==0x13) dops[i].rt1=LOREG; // MTLO
de6dbc52 6783 if((op2&0x1d)==0x10) dops[i].rt1=(src>>11)&0x1f; // MFxx
6784 if((op2&0x1d)==0x11) dops[i].rs1=(src>>21)&0x1f; // MTxx
57871462 6785 break;
6786 case SHIFT:
de6dbc52 6787 dops[i].rs1=(src>>16)&0x1f; // target of shift
6788 dops[i].rs2=(src>>21)&0x1f; // shift amount
6789 dops[i].rt1=(src>>11)&0x1f; // destination
57871462 6790 break;
6791 case SHIFTIMM:
de6dbc52 6792 dops[i].rs1=(src>>16)&0x1f;
cf95b4f0 6793 dops[i].rs2=0;
de6dbc52 6794 dops[i].rt1=(src>>11)&0x1f;
6795 cinfo[i].imm=(src>>6)&0x1f;
57871462 6796 break;
6797 case COP0:
de6dbc52 6798 if(op2==0) dops[i].rt1=(src>>16)&0x1F; // MFC0
6799 if(op2==4) dops[i].rs1=(src>>16)&0x1F; // MTC0
6800 if(op2==4&&((src>>11)&0x1e)==12) dops[i].rs2=CCREG;
57871462 6801 break;
bedfea38 6802 case COP2:
de6dbc52 6803 if(op2<3) dops[i].rt1=(src>>16)&0x1F; // MFC2/CFC2
6804 if(op2>3) dops[i].rs1=(src>>16)&0x1F; // MTC2/CTC2
6805 int gr=(src>>11)&0x1F;
bedfea38 6806 switch(op2)
6807 {
6808 case 0x00: gte_rs[i]=1ll<<gr; break; // MFC2
6809 case 0x04: gte_rt[i]=1ll<<gr; break; // MTC2
0ff8c62c 6810 case 0x02: gte_rs[i]=1ll<<(gr+32); break; // CFC2
bedfea38 6811 case 0x06: gte_rt[i]=1ll<<(gr+32); break; // CTC2
6812 }
6813 break;
b9b61529 6814 case C2LS:
de6dbc52 6815 dops[i].rs1=(src>>21)&0x1F;
6816 cinfo[i].imm=(short)src;
6817 if(op==0x32) gte_rt[i]=1ll<<((src>>16)&0x1F); // LWC2
6818 else gte_rs[i]=1ll<<((src>>16)&0x1F); // SWC2
bedfea38 6819 break;
6820 case C2OP:
de6dbc52 6821 gte_rs[i]=gte_reg_reads[src&0x3f];
6822 gte_rt[i]=gte_reg_writes[src&0x3f];
2167bef6 6823 gte_rt[i]|=1ll<<63; // every op changes flags
de6dbc52 6824 if((src&0x3f)==GTE_MVMVA) {
6825 int v = (src >> 15) & 3;
587a5b1c 6826 gte_rs[i]&=~0xe3fll;
6827 if(v==3) gte_rs[i]|=0xe00ll;
6828 else gte_rs[i]|=3ll<<(v*2);
6829 }
b9b61529 6830 break;
57871462 6831 case SYSCALL:
7139f3c8 6832 case HLECALL:
1e973cb0 6833 case INTCALL:
cf95b4f0 6834 dops[i].rs1=CCREG;
57871462 6835 break;
6836 default:
a5cd72d0 6837 break;
57871462 6838 }
de6dbc52 6839}
6840
6841static noinline void pass1_disassemble(u_int pagelimit)
6842{
6843 int i, j, done = 0, ni_count = 0;
6844
6845 for (i = 0; !done; i++)
6846 {
6847 int force_j_to_interpreter = 0;
6848 unsigned int type, op, op2;
6849
6850 disassemble_one(i, source[i]);
6851 type = dops[i].itype;
6852 op = dops[i].opcode;
6853 op2 = dops[i].opcode2;
6854
57871462 6855 /* Calculate branch target addresses */
6856 if(type==UJUMP)
277718fa 6857 cinfo[i].ba=((start+i*4+4)&0xF0000000)|(((unsigned int)source[i]<<6)>>4);
cf95b4f0 6858 else if(type==CJUMP&&dops[i].rs1==dops[i].rs2&&(op&1))
277718fa 6859 cinfo[i].ba=start+i*4+8; // Ignore never taken branch
cf95b4f0 6860 else if(type==SJUMP&&dops[i].rs1==0&&!(op2&1))
277718fa 6861 cinfo[i].ba=start+i*4+8; // Ignore never taken branch
ad49de89 6862 else if(type==CJUMP||type==SJUMP)
277718fa 6863 cinfo[i].ba=start+i*4+4+((signed int)((unsigned int)source[i]<<16)>>14);
4919de1e 6864
6865 /* simplify always (not)taken branches */
cf95b4f0 6866 if (type == CJUMP && dops[i].rs1 == dops[i].rs2) {
6867 dops[i].rs1 = dops[i].rs2 = 0;
4919de1e 6868 if (!(op & 1)) {
cf95b4f0 6869 dops[i].itype = type = UJUMP;
6870 dops[i].rs2 = CCREG;
4919de1e 6871 }
6872 }
cf95b4f0 6873 else if (type == SJUMP && dops[i].rs1 == 0 && (op2 & 1))
6874 dops[i].itype = type = UJUMP;
4919de1e 6875
277718fa 6876 dops[i].is_jump = type == RJUMP || type == UJUMP || type == CJUMP || type == SJUMP;
6877 dops[i].is_ujump = type == RJUMP || type == UJUMP;
6878 dops[i].is_load = type == LOAD || type == LOADLR || op == 0x32; // LWC2
a5cd72d0 6879 dops[i].is_delay_load = (dops[i].is_load || (source[i] & 0xf3d00000) == 0x40000000); // MFC/CFC
277718fa 6880 dops[i].is_store = type == STORE || type == STORELR || op == 0x3a; // SWC2
6881 dops[i].is_exception = type == SYSCALL || type == HLECALL || type == INTCALL;
6882 dops[i].may_except = dops[i].is_exception || (type == ALU && (op2 == 0x20 || op2 == 0x22)) || op == 8;
6883
6884 if (((op & 0x37) == 0x21 || op == 0x25) // LH/SH/LHU
6885 && ((cinfo[i].imm & 1) || Config.PreciseExceptions))
6886 dops[i].may_except = 1;
6887 if (((op & 0x37) == 0x23 || (op & 0x37) == 0x32) // LW/SW/LWC2/SWC2
6888 && ((cinfo[i].imm & 3) || Config.PreciseExceptions))
6889 dops[i].may_except = 1;
fe807a8a 6890
a5cd72d0 6891 /* rare messy cases to just pass over to the interpreter */
fe807a8a 6892 if (i > 0 && dops[i-1].is_jump) {
ecca05e3 6893 j = i - 1;
3e535354 6894 // branch in delay slot?
fe807a8a 6895 if (dops[i].is_jump) {
3e535354 6896 // don't handle first branch and call interpreter if it's hit
a5cd72d0 6897 SysPrintf("branch in DS @%08x (%08x)\n", start + i*4, start);
ecca05e3 6898 force_j_to_interpreter = 1;
3e535354 6899 }
de6dbc52 6900 // load delay detection through a branch
a5cd72d0 6901 else if (dops[i].is_delay_load && dops[i].rt1 != 0) {
de6dbc52 6902 const struct decoded_insn *dop = NULL;
6903 int t = -1;
6904 if (cinfo[i-1].ba != -1) {
6905 t = (cinfo[i-1].ba - start) / 4;
6906 if (t < 0 || t > i) {
6907 u_int limit = 0;
6908 u_int *mem = get_source_start(cinfo[i-1].ba, &limit);
6909 if (mem != NULL) {
6910 disassemble_one(MAXBLOCK - 1, mem[0]);
6911 dop = &dops[MAXBLOCK - 1];
6912 }
6913 }
6914 else
6915 dop = &dops[t];
6916 }
6917 if ((dop && is_ld_use_hazard(dops[i].rt1, dop))
6918 || (!dop && Config.PreciseExceptions)) {
3e535354 6919 // jump target wants DS result - potential load delay effect
a5cd72d0 6920 SysPrintf("load delay in DS @%08x (%08x)\n", start + i*4, start);
ecca05e3 6921 force_j_to_interpreter = 1;
de6dbc52 6922 if (0 <= t && t < i)
6923 dops[t + 1].bt = 1; // expected return from interpreter
3e535354 6924 }
cf95b4f0 6925 else if(i>=2&&dops[i-2].rt1==2&&dops[i].rt1==2&&dops[i].rs1!=2&&dops[i].rs2!=2&&dops[i-1].rs1!=2&&dops[i-1].rs2!=2&&
fe807a8a 6926 !(i>=3&&dops[i-3].is_jump)) {
3e535354 6927 // v0 overwrite like this is a sign of trouble, bail out
4149788d 6928 SysPrintf("v0 overwrite @%08x (%08x)\n", start + i*4, start);
ecca05e3 6929 force_j_to_interpreter = 1;
3e535354 6930 }
6931 }
a5cd72d0 6932 }
de6dbc52 6933 else if (i > 0 && dops[i-1].is_delay_load
6934 && is_ld_use_hazard(dops[i-1].rt1, &dops[i])
6935 && (i < 2 || !dops[i-2].is_ujump)) {
a5cd72d0 6936 SysPrintf("load delay @%08x (%08x)\n", start + i*4, start);
ecca05e3 6937 for (j = i - 1; j > 0 && dops[j-1].is_delay_load; j--)
6938 if (dops[j-1].rt1 != dops[i-1].rt1)
6939 break;
6940 force_j_to_interpreter = 1;
a5cd72d0 6941 }
ecca05e3 6942 if (force_j_to_interpreter) {
de6dbc52 6943 force_intcall(j);
a5cd72d0 6944 done = 2;
ecca05e3 6945 i = j; // don't compile the problematic branch/load/etc
3e535354 6946 }
de6dbc52 6947 if (dops[i].is_exception && i > 0 && dops[i-1].is_jump) {
6948 SysPrintf("exception in DS @%08x (%08x)\n", start + i*4, start);
6949 i--;
6950 force_intcall(i);
6951 done = 2;
6952 }
6953 if (i >= 2 && (source[i-2] & 0xffe0f800) == 0x40806000) // MTC0 $12
6954 dops[i].bt = 1;
6955 if (i >= 1 && (source[i-1] & 0xffe0f800) == 0x40806800) // MTC0 $13
6956 dops[i].bt = 1;
4919de1e 6957
3e535354 6958 /* Is this the end of the block? */
fe807a8a 6959 if (i > 0 && dops[i-1].is_ujump) {
0787af86 6960 if (dops[i-1].rt1 == 0) { // not jal
277718fa 6961 int found_bbranch = 0, t = (cinfo[i-1].ba - start) / 4;
0787af86 6962 if ((u_int)(t - i) < 64 && start + (t+64)*4 < pagelimit) {
6963 // scan for a branch back to i+1
6964 for (j = t; j < t + 64; j++) {
6965 int tmpop = source[j] >> 26;
6966 if (tmpop == 1 || ((tmpop & ~3) == 4)) {
6967 int t2 = j + 1 + (int)(signed short)source[j];
6968 if (t2 == i + 1) {
6969 //printf("blk expand %08x<-%08x\n", start + (i+1)*4, start + j*4);
6970 found_bbranch = 1;
6971 break;
6972 }
6973 }
6974 }
6975 }
6976 if (!found_bbranch)
6977 done = 2;
57871462 6978 }
6979 else {
6980 if(stop_after_jal) done=1;
6981 // Stop on BREAK
6982 if((source[i+1]&0xfc00003f)==0x0d) done=1;
6983 }
6984 // Don't recompile stuff that's already compiled
6985 if(check_addr(start+i*4+4)) done=1;
6986 // Don't get too close to the limit
6987 if(i>MAXBLOCK/2) done=1;
6988 }
a5cd72d0 6989 if (dops[i].itype == HLECALL)
6990 stop = 1;
6991 else if (dops[i].itype == INTCALL)
6992 stop = 2;
6993 else if (dops[i].is_exception)
d1150cd6 6994 done = stop_after_jal ? 1 : 2;
6995 if (done == 2) {
1e973cb0 6996 // Does the block continue due to a branch?
6997 for(j=i-1;j>=0;j--)
6998 {
277718fa 6999 if(cinfo[j].ba==start+i*4) done=j=0; // Branch into delay slot
7000 if(cinfo[j].ba==start+i*4+4) done=j=0;
7001 if(cinfo[j].ba==start+i*4+8) done=j=0;
1e973cb0 7002 }
7003 }
75dec299 7004 //assert(i<MAXBLOCK-1);
57871462 7005 if(start+i*4==pagelimit-4) done=1;
7006 assert(start+i*4<pagelimit);
7007 if (i==MAXBLOCK-1) done=1;
7008 // Stop if we're compiling junk
a5cd72d0 7009 if (dops[i].itype == INTCALL && (++ni_count > 8 || dops[i].opcode == 0x11)) {
57871462 7010 done=stop_after_jal=1;
c43b5311 7011 SysPrintf("Disabled speculative precompilation\n");
57871462 7012 }
7013 }
4bdc30ab 7014 while (i > 0 && dops[i-1].is_jump)
7015 i--;
7016 assert(i > 0);
7017 assert(!dops[i-1].is_jump);
7018 slen = i;
4149788d 7019}
7020
7021// Basic liveness analysis for MIPS registers
7022static noinline void pass2_unneeded_regs(int istart,int iend,int r)
7023{
7024 int i;
7025 uint64_t u,gte_u,b,gte_b;
7026 uint64_t temp_u,temp_gte_u=0;
7027 uint64_t gte_u_unknown=0;
7028 if (HACK_ENABLED(NDHACK_GTE_UNNEEDED))
7029 gte_u_unknown=~0ll;
7030 if(iend==slen-1) {
7031 u=1;
7032 gte_u=gte_u_unknown;
7033 }else{
7034 //u=unneeded_reg[iend+1];
7035 u=1;
7036 gte_u=gte_unneeded[iend+1];
7037 }
7038
7039 for (i=iend;i>=istart;i--)
7040 {
7041 //printf("unneeded registers i=%d (%d,%d) r=%d\n",i,istart,iend,r);
7042 if(dops[i].is_jump)
7043 {
7044 // If subroutine call, flag return address as a possible branch target
7045 if(dops[i].rt1==31 && i<slen-2) dops[i+2].bt=1;
7046
277718fa 7047 if(cinfo[i].ba<start || cinfo[i].ba>=(start+slen*4))
4149788d 7048 {
7049 // Branch out of this block, flush all regs
7050 u=1;
7051 gte_u=gte_u_unknown;
7052 branch_unneeded_reg[i]=u;
7053 // Merge in delay slot
7054 u|=(1LL<<dops[i+1].rt1)|(1LL<<dops[i+1].rt2);
7055 u&=~((1LL<<dops[i+1].rs1)|(1LL<<dops[i+1].rs2));
7056 u|=1;
7057 gte_u|=gte_rt[i+1];
7058 gte_u&=~gte_rs[i+1];
7059 }
7060 else
7061 {
7062 // Internal branch, flag target
277718fa 7063 dops[(cinfo[i].ba-start)>>2].bt=1;
7064 if(cinfo[i].ba<=start+i*4) {
4149788d 7065 // Backward branch
7066 if(dops[i].is_ujump)
7067 {
7068 // Unconditional branch
7069 temp_u=1;
7070 temp_gte_u=0;
7071 } else {
7072 // Conditional branch (not taken case)
7073 temp_u=unneeded_reg[i+2];
7074 temp_gte_u&=gte_unneeded[i+2];
7075 }
7076 // Merge in delay slot
7077 temp_u|=(1LL<<dops[i+1].rt1)|(1LL<<dops[i+1].rt2);
7078 temp_u&=~((1LL<<dops[i+1].rs1)|(1LL<<dops[i+1].rs2));
7079 temp_u|=1;
7080 temp_gte_u|=gte_rt[i+1];
7081 temp_gte_u&=~gte_rs[i+1];
7082 temp_u|=(1LL<<dops[i].rt1)|(1LL<<dops[i].rt2);
7083 temp_u&=~((1LL<<dops[i].rs1)|(1LL<<dops[i].rs2));
7084 temp_u|=1;
7085 temp_gte_u|=gte_rt[i];
7086 temp_gte_u&=~gte_rs[i];
7087 unneeded_reg[i]=temp_u;
7088 gte_unneeded[i]=temp_gte_u;
7089 // Only go three levels deep. This recursion can take an
7090 // excessive amount of time if there are a lot of nested loops.
7091 if(r<2) {
277718fa 7092 pass2_unneeded_regs((cinfo[i].ba-start)>>2,i-1,r+1);
4149788d 7093 }else{
277718fa 7094 unneeded_reg[(cinfo[i].ba-start)>>2]=1;
7095 gte_unneeded[(cinfo[i].ba-start)>>2]=gte_u_unknown;
4149788d 7096 }
7097 } /*else*/ if(1) {
7098 if (dops[i].is_ujump)
7099 {
7100 // Unconditional branch
277718fa 7101 u=unneeded_reg[(cinfo[i].ba-start)>>2];
7102 gte_u=gte_unneeded[(cinfo[i].ba-start)>>2];
4149788d 7103 branch_unneeded_reg[i]=u;
7104 // Merge in delay slot
7105 u|=(1LL<<dops[i+1].rt1)|(1LL<<dops[i+1].rt2);
7106 u&=~((1LL<<dops[i+1].rs1)|(1LL<<dops[i+1].rs2));
7107 u|=1;
7108 gte_u|=gte_rt[i+1];
7109 gte_u&=~gte_rs[i+1];
7110 } else {
7111 // Conditional branch
277718fa 7112 b=unneeded_reg[(cinfo[i].ba-start)>>2];
7113 gte_b=gte_unneeded[(cinfo[i].ba-start)>>2];
4149788d 7114 branch_unneeded_reg[i]=b;
7115 // Branch delay slot
7116 b|=(1LL<<dops[i+1].rt1)|(1LL<<dops[i+1].rt2);
7117 b&=~((1LL<<dops[i+1].rs1)|(1LL<<dops[i+1].rs2));
7118 b|=1;
7119 gte_b|=gte_rt[i+1];
7120 gte_b&=~gte_rs[i+1];
7121 u&=b;
7122 gte_u&=gte_b;
7123 if(i<slen-1) {
7124 branch_unneeded_reg[i]&=unneeded_reg[i+2];
7125 } else {
7126 branch_unneeded_reg[i]=1;
7127 }
7128 }
7129 }
7130 }
7131 }
4149788d 7132 //u=1; // DEBUG
7133 // Written registers are unneeded
7134 u|=1LL<<dops[i].rt1;
7135 u|=1LL<<dops[i].rt2;
7136 gte_u|=gte_rt[i];
7137 // Accessed registers are needed
7138 u&=~(1LL<<dops[i].rs1);
7139 u&=~(1LL<<dops[i].rs2);
7140 gte_u&=~gte_rs[i];
7141 if(gte_rs[i]&&dops[i].rt1&&(unneeded_reg[i+1]&(1ll<<dops[i].rt1)))
7142 gte_u|=gte_rs[i]&gte_unneeded[i+1]; // MFC2/CFC2 to dead register, unneeded
90f98e7c 7143 if (dops[i].may_except || dops[i].itype == RFE)
7144 {
7145 // SYSCALL instruction, etc or conditional exception
7146 u=1;
7147 }
4149788d 7148 // Source-target dependencies
7149 // R0 is always unneeded
7150 u|=1;
7151 // Save it
7152 unneeded_reg[i]=u;
7153 gte_unneeded[i]=gte_u;
7154 /*
7155 printf("ur (%d,%d) %x: ",istart,iend,start+i*4);
7156 printf("U:");
7157 int r;
7158 for(r=1;r<=CCREG;r++) {
7159 if((unneeded_reg[i]>>r)&1) {
7160 if(r==HIREG) printf(" HI");
7161 else if(r==LOREG) printf(" LO");
7162 else printf(" r%d",r);
7163 }
7164 }
7165 printf("\n");
7166 */
7167 }
7168}
57871462 7169
4149788d 7170static noinline void pass3_register_alloc(u_int addr)
7171{
57871462 7172 struct regstat current; // Current register allocations/status
6cc8d23c 7173 clear_all_regs(current.regmap_entry);
57871462 7174 clear_all_regs(current.regmap);
6cc8d23c 7175 current.wasdirty = current.dirty = 0;
7176 current.u = unneeded_reg[0];
7177 alloc_reg(&current, 0, CCREG);
7178 dirty_reg(&current, CCREG);
7179 current.wasconst = 0;
7180 current.isconst = 0;
7181 current.loadedconst = 0;
90f98e7c 7182 current.noevict = 0;
9b495f6e 7183 //current.waswritten = 0;
57871462 7184 int ds=0;
7185 int cc=0;
4149788d 7186 int hr;
7187 int i, j;
6ebf4adf 7188
4149788d 7189 if (addr & 1) {
57871462 7190 // First instruction is delay slot
7191 cc=-1;
cf95b4f0 7192 dops[1].bt=1;
57871462 7193 ds=1;
7194 unneeded_reg[0]=1;
57871462 7195 }
9f51b4b9 7196
57871462 7197 for(i=0;i<slen;i++)
7198 {
cf95b4f0 7199 if(dops[i].bt)
57871462 7200 {
57871462 7201 for(hr=0;hr<HOST_REGS;hr++)
7202 {
7203 // Is this really necessary?
7204 if(current.regmap[hr]==0) current.regmap[hr]=-1;
7205 }
7206 current.isconst=0;
9b495f6e 7207 //current.waswritten=0;
57871462 7208 }
24385cae 7209
57871462 7210 memcpy(regmap_pre[i],current.regmap,sizeof(current.regmap));
7211 regs[i].wasconst=current.isconst;
57871462 7212 regs[i].wasdirty=current.dirty;
6cc8d23c 7213 regs[i].dirty=0;
7214 regs[i].u=0;
7215 regs[i].isconst=0;
8575a877 7216 regs[i].loadedconst=0;
fe807a8a 7217 if (!dops[i].is_jump) {
57871462 7218 if(i+1<slen) {
cf95b4f0 7219 current.u=unneeded_reg[i+1]&~((1LL<<dops[i].rs1)|(1LL<<dops[i].rs2));
57871462 7220 current.u|=1;
57871462 7221 } else {
7222 current.u=1;
57871462 7223 }
7224 } else {
7225 if(i+1<slen) {
cf95b4f0 7226 current.u=branch_unneeded_reg[i]&~((1LL<<dops[i+1].rs1)|(1LL<<dops[i+1].rs2));
7227 current.u&=~((1LL<<dops[i].rs1)|(1LL<<dops[i].rs2));
57871462 7228 current.u|=1;
7ebfcedf 7229 } else {
7230 SysPrintf("oops, branch at end of block with no delay slot @%08x\n", start + i*4);
7231 abort();
7232 }
57871462 7233 }
cf95b4f0 7234 dops[i].is_ds=ds;
57871462 7235 if(ds) {
7236 ds=0; // Skip delay slot, already allocated as part of branch
7237 // ...but we need to alloc it in case something jumps here
7238 if(i+1<slen) {
7239 current.u=branch_unneeded_reg[i-1]&unneeded_reg[i+1];
57871462 7240 }else{
7241 current.u=branch_unneeded_reg[i-1];
57871462 7242 }
cf95b4f0 7243 current.u&=~((1LL<<dops[i].rs1)|(1LL<<dops[i].rs2));
57871462 7244 current.u|=1;
57871462 7245 struct regstat temp;
7246 memcpy(&temp,&current,sizeof(current));
7247 temp.wasdirty=temp.dirty;
57871462 7248 // TODO: Take into account unconditional branches, as below
7249 delayslot_alloc(&temp,i);
7250 memcpy(regs[i].regmap,temp.regmap,sizeof(temp.regmap));
7251 regs[i].wasdirty=temp.wasdirty;
57871462 7252 regs[i].dirty=temp.dirty;
57871462 7253 regs[i].isconst=0;
7254 regs[i].wasconst=0;
7255 current.isconst=0;
7256 // Create entry (branch target) regmap
7257 for(hr=0;hr<HOST_REGS;hr++)
7258 {
7259 int r=temp.regmap[hr];
7260 if(r>=0) {
7261 if(r!=regmap_pre[i][hr]) {
7262 regs[i].regmap_entry[hr]=-1;
7263 }
7264 else
7265 {
7c3a5182 7266 assert(r < 64);
57871462 7267 if((current.u>>r)&1) {
7268 regs[i].regmap_entry[hr]=-1;
7269 regs[i].regmap[hr]=-1;
7270 //Don't clear regs in the delay slot as the branch might need them
7271 //current.regmap[hr]=-1;
7272 }else
7273 regs[i].regmap_entry[hr]=r;
57871462 7274 }
7275 } else {
7276 // First instruction expects CCREG to be allocated
9f51b4b9 7277 if(i==0&&hr==HOST_CCREG)
57871462 7278 regs[i].regmap_entry[hr]=CCREG;
7279 else
7280 regs[i].regmap_entry[hr]=-1;
7281 }
7282 }
7283 }
7284 else { // Not delay slot
90f98e7c 7285 current.noevict = 0;
cf95b4f0 7286 switch(dops[i].itype) {
57871462 7287 case UJUMP:
7288 //current.isconst=0; // DEBUG
7289 //current.wasconst=0; // DEBUG
7290 //regs[i].wasconst=0; // DEBUG
cf95b4f0 7291 clear_const(&current,dops[i].rt1);
57871462 7292 alloc_cc(&current,i);
7293 dirty_reg(&current,CCREG);
cf95b4f0 7294 if (dops[i].rt1==31) {
57871462 7295 alloc_reg(&current,i,31);
7296 dirty_reg(&current,31);
cf95b4f0 7297 //assert(dops[i+1].rs1!=31&&dops[i+1].rs2!=31);
7298 //assert(dops[i+1].rt1!=dops[i].rt1);
57871462 7299 #ifdef REG_PREFETCH
7300 alloc_reg(&current,i,PTEMP);
7301 #endif
57871462 7302 }
cf95b4f0 7303 dops[i].ooo=1;
269bb29a 7304 delayslot_alloc(&current,i+1);
57871462 7305 //current.isconst=0; // DEBUG
7306 ds=1;
57871462 7307 break;
7308 case RJUMP:
7309 //current.isconst=0;
7310 //current.wasconst=0;
7311 //regs[i].wasconst=0;
cf95b4f0 7312 clear_const(&current,dops[i].rs1);
7313 clear_const(&current,dops[i].rt1);
57871462 7314 alloc_cc(&current,i);
7315 dirty_reg(&current,CCREG);
4919de1e 7316 if (!ds_writes_rjump_rs(i)) {
cf95b4f0 7317 alloc_reg(&current,i,dops[i].rs1);
7318 if (dops[i].rt1!=0) {
7319 alloc_reg(&current,i,dops[i].rt1);
7320 dirty_reg(&current,dops[i].rt1);
57871462 7321 #ifdef REG_PREFETCH
7322 alloc_reg(&current,i,PTEMP);
7323 #endif
7324 }
7325 #ifdef USE_MINI_HT
cf95b4f0 7326 if(dops[i].rs1==31) { // JALR
57871462 7327 alloc_reg(&current,i,RHASH);
57871462 7328 alloc_reg(&current,i,RHTBL);
57871462 7329 }
7330 #endif
7331 delayslot_alloc(&current,i+1);
7332 } else {
7333 // The delay slot overwrites our source register,
7334 // allocate a temporary register to hold the old value.
7335 current.isconst=0;
7336 current.wasconst=0;
7337 regs[i].wasconst=0;
7338 delayslot_alloc(&current,i+1);
7339 current.isconst=0;
7340 alloc_reg(&current,i,RTEMP);
7341 }
7342 //current.isconst=0; // DEBUG
cf95b4f0 7343 dops[i].ooo=1;
57871462 7344 ds=1;
7345 break;
7346 case CJUMP:
7347 //current.isconst=0;
7348 //current.wasconst=0;
7349 //regs[i].wasconst=0;
cf95b4f0 7350 clear_const(&current,dops[i].rs1);
7351 clear_const(&current,dops[i].rs2);
7352 if((dops[i].opcode&0x3E)==4) // BEQ/BNE
57871462 7353 {
7354 alloc_cc(&current,i);
7355 dirty_reg(&current,CCREG);
cf95b4f0 7356 if(dops[i].rs1) alloc_reg(&current,i,dops[i].rs1);
7357 if(dops[i].rs2) alloc_reg(&current,i,dops[i].rs2);
7358 if((dops[i].rs1&&(dops[i].rs1==dops[i+1].rt1||dops[i].rs1==dops[i+1].rt2))||
7359 (dops[i].rs2&&(dops[i].rs2==dops[i+1].rt1||dops[i].rs2==dops[i+1].rt2))) {
57871462 7360 // The delay slot overwrites one of our conditions.
7361 // Allocate the branch condition registers instead.
57871462 7362 current.isconst=0;
7363 current.wasconst=0;
7364 regs[i].wasconst=0;
cf95b4f0 7365 if(dops[i].rs1) alloc_reg(&current,i,dops[i].rs1);
7366 if(dops[i].rs2) alloc_reg(&current,i,dops[i].rs2);
57871462 7367 }
e1190b87 7368 else
7369 {
cf95b4f0 7370 dops[i].ooo=1;
e1190b87 7371 delayslot_alloc(&current,i+1);
7372 }
57871462 7373 }
7374 else
cf95b4f0 7375 if((dops[i].opcode&0x3E)==6) // BLEZ/BGTZ
57871462 7376 {
7377 alloc_cc(&current,i);
7378 dirty_reg(&current,CCREG);
cf95b4f0 7379 alloc_reg(&current,i,dops[i].rs1);
7380 if(dops[i].rs1&&(dops[i].rs1==dops[i+1].rt1||dops[i].rs1==dops[i+1].rt2)) {
57871462 7381 // The delay slot overwrites one of our conditions.
7382 // Allocate the branch condition registers instead.
57871462 7383 current.isconst=0;
7384 current.wasconst=0;
7385 regs[i].wasconst=0;
cf95b4f0 7386 if(dops[i].rs1) alloc_reg(&current,i,dops[i].rs1);
57871462 7387 }
e1190b87 7388 else
7389 {
cf95b4f0 7390 dops[i].ooo=1;
e1190b87 7391 delayslot_alloc(&current,i+1);
7392 }
57871462 7393 }
7394 else
7395 // Don't alloc the delay slot yet because we might not execute it
cf95b4f0 7396 if((dops[i].opcode&0x3E)==0x14) // BEQL/BNEL
57871462 7397 {
7398 current.isconst=0;
7399 current.wasconst=0;
7400 regs[i].wasconst=0;
7401 alloc_cc(&current,i);
7402 dirty_reg(&current,CCREG);
cf95b4f0 7403 alloc_reg(&current,i,dops[i].rs1);
7404 alloc_reg(&current,i,dops[i].rs2);
57871462 7405 }
7406 else
cf95b4f0 7407 if((dops[i].opcode&0x3E)==0x16) // BLEZL/BGTZL
57871462 7408 {
7409 current.isconst=0;
7410 current.wasconst=0;
7411 regs[i].wasconst=0;
7412 alloc_cc(&current,i);
7413 dirty_reg(&current,CCREG);
cf95b4f0 7414 alloc_reg(&current,i,dops[i].rs1);
57871462 7415 }
7416 ds=1;
7417 //current.isconst=0;
7418 break;
7419 case SJUMP:
cf95b4f0 7420 clear_const(&current,dops[i].rs1);
7421 clear_const(&current,dops[i].rt1);
57871462 7422 {
7423 alloc_cc(&current,i);
7424 dirty_reg(&current,CCREG);
cf95b4f0 7425 alloc_reg(&current,i,dops[i].rs1);
ecca05e3 7426 if (dops[i].rt1 == 31) { // BLTZAL/BGEZAL
57871462 7427 alloc_reg(&current,i,31);
7428 dirty_reg(&current,31);
57871462 7429 }
ecca05e3 7430 if ((dops[i].rs1 &&
7431 (dops[i].rs1==dops[i+1].rt1||dops[i].rs1==dops[i+1].rt2)) // The delay slot overwrites the branch condition.
7432 ||(dops[i].rt1 == 31 && dops[i].rs1 == 31) // overwrites it's own condition
cf95b4f0 7433 ||(dops[i].rt1==31&&(dops[i+1].rs1==31||dops[i+1].rs2==31||dops[i+1].rt1==31||dops[i+1].rt2==31))) { // DS touches $ra
57871462 7434 // Allocate the branch condition registers instead.
57871462 7435 current.isconst=0;
7436 current.wasconst=0;
7437 regs[i].wasconst=0;
cf95b4f0 7438 if(dops[i].rs1) alloc_reg(&current,i,dops[i].rs1);
57871462 7439 }
e1190b87 7440 else
7441 {
cf95b4f0 7442 dops[i].ooo=1;
e1190b87 7443 delayslot_alloc(&current,i+1);
7444 }
57871462 7445 }
57871462 7446 ds=1;
7447 //current.isconst=0;
7448 break;
57871462 7449 case IMM16:
7450 imm16_alloc(&current,i);
7451 break;
7452 case LOAD:
7453 case LOADLR:
7454 load_alloc(&current,i);
7455 break;
7456 case STORE:
7457 case STORELR:
7458 store_alloc(&current,i);
7459 break;
7460 case ALU:
7461 alu_alloc(&current,i);
7462 break;
7463 case SHIFT:
7464 shift_alloc(&current,i);
7465 break;
7466 case MULTDIV:
7467 multdiv_alloc(&current,i);
7468 break;
7469 case SHIFTIMM:
7470 shiftimm_alloc(&current,i);
7471 break;
7472 case MOV:
7473 mov_alloc(&current,i);
7474 break;
7475 case COP0:
7476 cop0_alloc(&current,i);
7477 break;
a5cd72d0 7478 case RFE:
7479 rfe_alloc(&current,i);
81dbbf4c 7480 break;
b9b61529 7481 case COP2:
81dbbf4c 7482 cop2_alloc(&current,i);
57871462 7483 break;
b9b61529 7484 case C2LS:
7485 c2ls_alloc(&current,i);
7486 break;
7487 case C2OP:
7488 c2op_alloc(&current,i);
7489 break;
57871462 7490 case SYSCALL:
7139f3c8 7491 case HLECALL:
1e973cb0 7492 case INTCALL:
57871462 7493 syscall_alloc(&current,i);
7494 break;
57871462 7495 }
9f51b4b9 7496
57871462 7497 // Create entry (branch target) regmap
7498 for(hr=0;hr<HOST_REGS;hr++)
7499 {
581335b0 7500 int r,or;
57871462 7501 r=current.regmap[hr];
7502 if(r>=0) {
7503 if(r!=regmap_pre[i][hr]) {
7504 // TODO: delay slot (?)
7505 or=get_reg(regmap_pre[i],r); // Get old mapping for this register
9de8a0c3 7506 if(or<0||r>=TEMPREG){
57871462 7507 regs[i].regmap_entry[hr]=-1;
7508 }
7509 else
7510 {
7511 // Just move it to a different register
7512 regs[i].regmap_entry[hr]=r;
7513 // If it was dirty before, it's still dirty
9de8a0c3 7514 if((regs[i].wasdirty>>or)&1) dirty_reg(&current,r);
57871462 7515 }
7516 }
7517 else
7518 {
7519 // Unneeded
7520 if(r==0){
7521 regs[i].regmap_entry[hr]=0;
7522 }
7523 else
7c3a5182 7524 {
7525 assert(r<64);
57871462 7526 if((current.u>>r)&1) {
7527 regs[i].regmap_entry[hr]=-1;
7528 //regs[i].regmap[hr]=-1;
7529 current.regmap[hr]=-1;
7530 }else
7531 regs[i].regmap_entry[hr]=r;
7532 }
57871462 7533 }
7534 } else {
7535 // Branches expect CCREG to be allocated at the target
9f51b4b9 7536 if(regmap_pre[i][hr]==CCREG)
57871462 7537 regs[i].regmap_entry[hr]=CCREG;
7538 else
7539 regs[i].regmap_entry[hr]=-1;
7540 }
7541 }
7542 memcpy(regs[i].regmap,current.regmap,sizeof(current.regmap));
7543 }
27727b63 7544
9b495f6e 7545#if 0 // see do_store_smc_check()
277718fa 7546 if(i>0&&(dops[i-1].itype==STORE||dops[i-1].itype==STORELR||(dops[i-1].itype==C2LS&&dops[i-1].opcode==0x3a))&&(u_int)cinfo[i-1].imm<0x800)
cf95b4f0 7547 current.waswritten|=1<<dops[i-1].rs1;
7548 current.waswritten&=~(1<<dops[i].rt1);
7549 current.waswritten&=~(1<<dops[i].rt2);
277718fa 7550 if((dops[i].itype==STORE||dops[i].itype==STORELR||(dops[i].itype==C2LS&&dops[i].opcode==0x3a))&&(u_int)cinfo[i].imm>=0x800)
cf95b4f0 7551 current.waswritten&=~(1<<dops[i].rs1);
9b495f6e 7552#endif
27727b63 7553
57871462 7554 /* Branch post-alloc */
7555 if(i>0)
7556 {
57871462 7557 current.wasdirty=current.dirty;
cf95b4f0 7558 switch(dops[i-1].itype) {
57871462 7559 case UJUMP:
7560 memcpy(&branch_regs[i-1],&current,sizeof(current));
7561 branch_regs[i-1].isconst=0;
7562 branch_regs[i-1].wasconst=0;
cf95b4f0 7563 branch_regs[i-1].u=branch_unneeded_reg[i-1]&~((1LL<<dops[i-1].rs1)|(1LL<<dops[i-1].rs2));
57871462 7564 alloc_cc(&branch_regs[i-1],i-1);
7565 dirty_reg(&branch_regs[i-1],CCREG);
cf95b4f0 7566 if(dops[i-1].rt1==31) { // JAL
57871462 7567 alloc_reg(&branch_regs[i-1],i-1,31);
7568 dirty_reg(&branch_regs[i-1],31);
57871462 7569 }
7570 memcpy(&branch_regs[i-1].regmap_entry,&branch_regs[i-1].regmap,sizeof(current.regmap));
40fca85b 7571 memcpy(constmap[i],constmap[i-1],sizeof(constmap[i]));
57871462 7572 break;
7573 case RJUMP:
7574 memcpy(&branch_regs[i-1],&current,sizeof(current));
7575 branch_regs[i-1].isconst=0;
7576 branch_regs[i-1].wasconst=0;
cf95b4f0 7577 branch_regs[i-1].u=branch_unneeded_reg[i-1]&~((1LL<<dops[i-1].rs1)|(1LL<<dops[i-1].rs2));
57871462 7578 alloc_cc(&branch_regs[i-1],i-1);
7579 dirty_reg(&branch_regs[i-1],CCREG);
cf95b4f0 7580 alloc_reg(&branch_regs[i-1],i-1,dops[i-1].rs1);
7581 if(dops[i-1].rt1!=0) { // JALR
7582 alloc_reg(&branch_regs[i-1],i-1,dops[i-1].rt1);
7583 dirty_reg(&branch_regs[i-1],dops[i-1].rt1);
57871462 7584 }
7585 #ifdef USE_MINI_HT
cf95b4f0 7586 if(dops[i-1].rs1==31) { // JALR
57871462 7587 alloc_reg(&branch_regs[i-1],i-1,RHASH);
57871462 7588 alloc_reg(&branch_regs[i-1],i-1,RHTBL);
57871462 7589 }
7590 #endif
7591 memcpy(&branch_regs[i-1].regmap_entry,&branch_regs[i-1].regmap,sizeof(current.regmap));
40fca85b 7592 memcpy(constmap[i],constmap[i-1],sizeof(constmap[i]));
57871462 7593 break;
7594 case CJUMP:
cf95b4f0 7595 if((dops[i-1].opcode&0x3E)==4) // BEQ/BNE
57871462 7596 {
7597 alloc_cc(&current,i-1);
7598 dirty_reg(&current,CCREG);
cf95b4f0 7599 if((dops[i-1].rs1&&(dops[i-1].rs1==dops[i].rt1||dops[i-1].rs1==dops[i].rt2))||
7600 (dops[i-1].rs2&&(dops[i-1].rs2==dops[i].rt1||dops[i-1].rs2==dops[i].rt2))) {
57871462 7601 // The delay slot overwrote one of our conditions
7602 // Delay slot goes after the test (in order)
cf95b4f0 7603 current.u=branch_unneeded_reg[i-1]&~((1LL<<dops[i].rs1)|(1LL<<dops[i].rs2));
57871462 7604 current.u|=1;
57871462 7605 delayslot_alloc(&current,i);
7606 current.isconst=0;
7607 }
7608 else
7609 {
cf95b4f0 7610 current.u=branch_unneeded_reg[i-1]&~((1LL<<dops[i-1].rs1)|(1LL<<dops[i-1].rs2));
57871462 7611 // Alloc the branch condition registers
cf95b4f0 7612 if(dops[i-1].rs1) alloc_reg(&current,i-1,dops[i-1].rs1);
7613 if(dops[i-1].rs2) alloc_reg(&current,i-1,dops[i-1].rs2);
57871462 7614 }
7615 memcpy(&branch_regs[i-1],&current,sizeof(current));
7616 branch_regs[i-1].isconst=0;
7617 branch_regs[i-1].wasconst=0;
7618 memcpy(&branch_regs[i-1].regmap_entry,&current.regmap,sizeof(current.regmap));
40fca85b 7619 memcpy(constmap[i],constmap[i-1],sizeof(constmap[i]));
57871462 7620 }
7621 else
cf95b4f0 7622 if((dops[i-1].opcode&0x3E)==6) // BLEZ/BGTZ
57871462 7623 {
7624 alloc_cc(&current,i-1);
7625 dirty_reg(&current,CCREG);
cf95b4f0 7626 if(dops[i-1].rs1==dops[i].rt1||dops[i-1].rs1==dops[i].rt2) {
57871462 7627 // The delay slot overwrote the branch condition
7628 // Delay slot goes after the test (in order)
cf95b4f0 7629 current.u=branch_unneeded_reg[i-1]&~((1LL<<dops[i].rs1)|(1LL<<dops[i].rs2));
57871462 7630 current.u|=1;
57871462 7631 delayslot_alloc(&current,i);
7632 current.isconst=0;
7633 }
7634 else
7635 {
cf95b4f0 7636 current.u=branch_unneeded_reg[i-1]&~(1LL<<dops[i-1].rs1);
57871462 7637 // Alloc the branch condition register
cf95b4f0 7638 alloc_reg(&current,i-1,dops[i-1].rs1);
57871462 7639 }
7640 memcpy(&branch_regs[i-1],&current,sizeof(current));
7641 branch_regs[i-1].isconst=0;
7642 branch_regs[i-1].wasconst=0;
7643 memcpy(&branch_regs[i-1].regmap_entry,&current.regmap,sizeof(current.regmap));
40fca85b 7644 memcpy(constmap[i],constmap[i-1],sizeof(constmap[i]));
57871462 7645 }
57871462 7646 break;
7647 case SJUMP:
57871462 7648 {
7649 alloc_cc(&current,i-1);
7650 dirty_reg(&current,CCREG);
cf95b4f0 7651 if(dops[i-1].rs1==dops[i].rt1||dops[i-1].rs1==dops[i].rt2) {
57871462 7652 // The delay slot overwrote the branch condition
7653 // Delay slot goes after the test (in order)
cf95b4f0 7654 current.u=branch_unneeded_reg[i-1]&~((1LL<<dops[i].rs1)|(1LL<<dops[i].rs2));
57871462 7655 current.u|=1;
57871462 7656 delayslot_alloc(&current,i);
7657 current.isconst=0;
7658 }
7659 else
7660 {
cf95b4f0 7661 current.u=branch_unneeded_reg[i-1]&~(1LL<<dops[i-1].rs1);
57871462 7662 // Alloc the branch condition register
cf95b4f0 7663 alloc_reg(&current,i-1,dops[i-1].rs1);
57871462 7664 }
7665 memcpy(&branch_regs[i-1],&current,sizeof(current));
7666 branch_regs[i-1].isconst=0;
7667 branch_regs[i-1].wasconst=0;
7668 memcpy(&branch_regs[i-1].regmap_entry,&current.regmap,sizeof(current.regmap));
40fca85b 7669 memcpy(constmap[i],constmap[i-1],sizeof(constmap[i]));
57871462 7670 }
57871462 7671 break;
57871462 7672 }
7673
fe807a8a 7674 if (dops[i-1].is_ujump)
57871462 7675 {
cf95b4f0 7676 if(dops[i-1].rt1==31) // JAL/JALR
57871462 7677 {
7678 // Subroutine call will return here, don't alloc any registers
57871462 7679 current.dirty=0;
7680 clear_all_regs(current.regmap);
7681 alloc_reg(&current,i,CCREG);
7682 dirty_reg(&current,CCREG);
7683 }
7684 else if(i+1<slen)
7685 {
7686 // Internal branch will jump here, match registers to caller
57871462 7687 current.dirty=0;
7688 clear_all_regs(current.regmap);
7689 alloc_reg(&current,i,CCREG);
7690 dirty_reg(&current,CCREG);
7691 for(j=i-1;j>=0;j--)
7692 {
277718fa 7693 if(cinfo[j].ba==start+i*4+4) {
57871462 7694 memcpy(current.regmap,branch_regs[j].regmap,sizeof(current.regmap));
57871462 7695 current.dirty=branch_regs[j].dirty;
7696 break;
7697 }
7698 }
7699 while(j>=0) {
277718fa 7700 if(cinfo[j].ba==start+i*4+4) {
57871462 7701 for(hr=0;hr<HOST_REGS;hr++) {
7702 if(current.regmap[hr]!=branch_regs[j].regmap[hr]) {
7703 current.regmap[hr]=-1;
7704 }
57871462 7705 current.dirty&=branch_regs[j].dirty;
7706 }
7707 }
7708 j--;
7709 }
7710 }
7711 }
7712 }
7713
7714 // Count cycles in between branches
277718fa 7715 cinfo[i].ccadj = CLOCK_ADJUST(cc);
a5cd72d0 7716 if (i > 0 && (dops[i-1].is_jump || dops[i].is_exception))
57871462 7717 {
7718 cc=0;
7719 }
71e490c5 7720#if !defined(DRC_DBG)
cf95b4f0 7721 else if(dops[i].itype==C2OP&&gte_cycletab[source[i]&0x3f]>2)
054175e9 7722 {
81dbbf4c 7723 // this should really be removed since the real stalls have been implemented,
7724 // but doing so causes sizeable perf regression against the older version
7725 u_int gtec = gte_cycletab[source[i] & 0x3f];
32631e6a 7726 cc += HACK_ENABLED(NDHACK_NO_STALLS) ? gtec/2 : 2;
fb407447 7727 }
cf95b4f0 7728 else if(i>1&&dops[i].itype==STORE&&dops[i-1].itype==STORE&&dops[i-2].itype==STORE&&!dops[i].bt)
5fdcbb5a 7729 {
7730 cc+=4;
7731 }
cf95b4f0 7732 else if(dops[i].itype==C2LS)
fb407447 7733 {
81dbbf4c 7734 // same as with C2OP
32631e6a 7735 cc += HACK_ENABLED(NDHACK_NO_STALLS) ? 4 : 2;
fb407447 7736 }
7737#endif
57871462 7738 else
7739 {
7740 cc++;
7741 }
7742
cf95b4f0 7743 if(!dops[i].is_ds) {
57871462 7744 regs[i].dirty=current.dirty;
7745 regs[i].isconst=current.isconst;
40fca85b 7746 memcpy(constmap[i],current_constmap,sizeof(constmap[i]));
57871462 7747 }
7748 for(hr=0;hr<HOST_REGS;hr++) {
7749 if(hr!=EXCLUDE_REG&&regs[i].regmap[hr]>=0) {
7750 if(regmap_pre[i][hr]!=regs[i].regmap[hr]) {
7751 regs[i].wasconst&=~(1<<hr);
7752 }
7753 }
7754 }
9b495f6e 7755 //regs[i].waswritten=current.waswritten;
57871462 7756 }
4149788d 7757}
9f51b4b9 7758
4149788d 7759static noinline void pass4_cull_unused_regs(void)
7760{
53358c1d 7761 u_int last_needed_regs[4] = {0,0,0,0};
4149788d 7762 u_int nr=0;
7763 int i;
9f51b4b9 7764
57871462 7765 for (i=slen-1;i>=0;i--)
7766 {
7767 int hr;
53358c1d 7768 __builtin_prefetch(regs[i-2].regmap);
fe807a8a 7769 if(dops[i].is_jump)
57871462 7770 {
277718fa 7771 if(cinfo[i].ba<start || cinfo[i].ba>=(start+slen*4))
57871462 7772 {
7773 // Branch out of this block, don't need anything
7774 nr=0;
7775 }
7776 else
7777 {
7778 // Internal branch
7779 // Need whatever matches the target
7780 nr=0;
277718fa 7781 int t=(cinfo[i].ba-start)>>2;
57871462 7782 for(hr=0;hr<HOST_REGS;hr++)
7783 {
7784 if(regs[i].regmap_entry[hr]>=0) {
7785 if(regs[i].regmap_entry[hr]==regs[t].regmap_entry[hr]) nr|=1<<hr;
7786 }
7787 }
7788 }
7789 // Conditional branch may need registers for following instructions
fe807a8a 7790 if (!dops[i].is_ujump)
57871462 7791 {
7792 if(i<slen-2) {
53358c1d 7793 nr |= last_needed_regs[(i+2) & 3];
57871462 7794 for(hr=0;hr<HOST_REGS;hr++)
7795 {
7796 if(regmap_pre[i+2][hr]>=0&&get_reg(regs[i+2].regmap_entry,regmap_pre[i+2][hr])<0) nr&=~(1<<hr);
7797 //if((regmap_entry[i+2][hr])>=0) if(!((nr>>hr)&1)) printf("%x-bogus(%d=%d)\n",start+i*4,hr,regmap_entry[i+2][hr]);
7798 }
7799 }
7800 }
7801 // Don't need stuff which is overwritten
f5955059 7802 //if(regs[i].regmap[hr]!=regmap_pre[i][hr]) nr&=~(1<<hr);
7803 //if(regs[i].regmap[hr]<0) nr&=~(1<<hr);
57871462 7804 // Merge in delay slot
53358c1d 7805 if (dops[i+1].rt1) nr &= ~get_regm(regs[i].regmap, dops[i+1].rt1);
7806 if (dops[i+1].rt2) nr &= ~get_regm(regs[i].regmap, dops[i+1].rt2);
7807 nr |= get_regm(regmap_pre[i], dops[i+1].rs1);
7808 nr |= get_regm(regmap_pre[i], dops[i+1].rs2);
7809 nr |= get_regm(regs[i].regmap_entry, dops[i+1].rs1);
7810 nr |= get_regm(regs[i].regmap_entry, dops[i+1].rs2);
7811 if (ram_offset && (dops[i+1].is_load || dops[i+1].is_store)) {
7812 nr |= get_regm(regmap_pre[i], ROREG);
7813 nr |= get_regm(regs[i].regmap_entry, ROREG);
7814 }
7815 if (dops[i+1].is_store) {
7816 nr |= get_regm(regmap_pre[i], INVCP);
7817 nr |= get_regm(regs[i].regmap_entry, INVCP);
57871462 7818 }
7819 }
277718fa 7820 else if (dops[i].is_exception)
57871462 7821 {
277718fa 7822 // SYSCALL instruction, etc
57871462 7823 nr=0;
7824 }
7825 else // Non-branch
7826 {
7827 if(i<slen-1) {
7828 for(hr=0;hr<HOST_REGS;hr++) {
7829 if(regmap_pre[i+1][hr]>=0&&get_reg(regs[i+1].regmap_entry,regmap_pre[i+1][hr])<0) nr&=~(1<<hr);
7830 if(regs[i].regmap[hr]!=regmap_pre[i+1][hr]) nr&=~(1<<hr);
7831 if(regs[i].regmap[hr]!=regmap_pre[i][hr]) nr&=~(1<<hr);
7832 if(regs[i].regmap[hr]<0) nr&=~(1<<hr);
7833 }
7834 }
7835 }
53358c1d 7836 // Overwritten registers are not needed
7837 if (dops[i].rt1) nr &= ~get_regm(regs[i].regmap, dops[i].rt1);
7838 if (dops[i].rt2) nr &= ~get_regm(regs[i].regmap, dops[i].rt2);
7839 nr &= ~get_regm(regs[i].regmap, FTEMP);
7840 // Source registers are needed
7841 nr |= get_regm(regmap_pre[i], dops[i].rs1);
7842 nr |= get_regm(regmap_pre[i], dops[i].rs2);
7843 nr |= get_regm(regs[i].regmap_entry, dops[i].rs1);
7844 nr |= get_regm(regs[i].regmap_entry, dops[i].rs2);
7845 if (ram_offset && (dops[i].is_load || dops[i].is_store)) {
7846 nr |= get_regm(regmap_pre[i], ROREG);
7847 nr |= get_regm(regs[i].regmap_entry, ROREG);
7848 }
7849 if (dops[i].is_store) {
7850 nr |= get_regm(regmap_pre[i], INVCP);
7851 nr |= get_regm(regs[i].regmap_entry, INVCP);
7852 }
7853
7854 if (i > 0 && !dops[i].bt && regs[i].wasdirty)
57871462 7855 for(hr=0;hr<HOST_REGS;hr++)
7856 {
57871462 7857 // Don't store a register immediately after writing it,
7858 // may prevent dual-issue.
7859 // But do so if this is a branch target, otherwise we
7860 // might have to load the register before the branch.
53358c1d 7861 if((regs[i].wasdirty>>hr)&1) {
7c3a5182 7862 if((regmap_pre[i][hr]>0&&!((unneeded_reg[i]>>regmap_pre[i][hr])&1))) {
9de8a0c3 7863 if(dops[i-1].rt1==regmap_pre[i][hr]) nr|=1<<hr;
7864 if(dops[i-1].rt2==regmap_pre[i][hr]) nr|=1<<hr;
57871462 7865 }
7c3a5182 7866 if((regs[i].regmap_entry[hr]>0&&!((unneeded_reg[i]>>regs[i].regmap_entry[hr])&1))) {
9de8a0c3 7867 if(dops[i-1].rt1==regs[i].regmap_entry[hr]) nr|=1<<hr;
7868 if(dops[i-1].rt2==regs[i].regmap_entry[hr]) nr|=1<<hr;
57871462 7869 }
7870 }
7871 }
7872 // Cycle count is needed at branches. Assume it is needed at the target too.
de6dbc52 7873 if (i == 0 || dops[i].bt || dops[i].may_except || dops[i].itype == CJUMP) {
57871462 7874 if(regmap_pre[i][HOST_CCREG]==CCREG) nr|=1<<HOST_CCREG;
7875 if(regs[i].regmap_entry[HOST_CCREG]==CCREG) nr|=1<<HOST_CCREG;
7876 }
7877 // Save it
53358c1d 7878 last_needed_regs[i & 3] = nr;
9f51b4b9 7879
57871462 7880 // Deallocate unneeded registers
7881 for(hr=0;hr<HOST_REGS;hr++)
7882 {
7883 if(!((nr>>hr)&1)) {
7884 if(regs[i].regmap_entry[hr]!=CCREG) regs[i].regmap_entry[hr]=-1;
fe807a8a 7885 if(dops[i].is_jump)
57871462 7886 {
37387d8b 7887 int map1 = 0, map2 = 0, temp = 0; // or -1 ??
7888 if (dops[i+1].is_load || dops[i+1].is_store)
7889 map1 = ROREG;
7890 if (dops[i+1].is_store)
7891 map2 = INVCP;
7892 if(dops[i+1].itype==LOADLR || dops[i+1].itype==STORELR || dops[i+1].itype==C2LS)
7893 temp = FTEMP;
9de8a0c3 7894 if(regs[i].regmap[hr]!=dops[i].rs1 && regs[i].regmap[hr]!=dops[i].rs2 &&
7895 regs[i].regmap[hr]!=dops[i].rt1 && regs[i].regmap[hr]!=dops[i].rt2 &&
7896 regs[i].regmap[hr]!=dops[i+1].rt1 && regs[i].regmap[hr]!=dops[i+1].rt2 &&
cf95b4f0 7897 regs[i].regmap[hr]!=dops[i+1].rs1 && regs[i].regmap[hr]!=dops[i+1].rs2 &&
9de8a0c3 7898 regs[i].regmap[hr]!=temp && regs[i].regmap[hr]!=PTEMP &&
57871462 7899 regs[i].regmap[hr]!=RHASH && regs[i].regmap[hr]!=RHTBL &&
7900 regs[i].regmap[hr]!=RTEMP && regs[i].regmap[hr]!=CCREG &&
37387d8b 7901 regs[i].regmap[hr]!=map1 && regs[i].regmap[hr]!=map2)
57871462 7902 {
7903 regs[i].regmap[hr]=-1;
7904 regs[i].isconst&=~(1<<hr);
a550c61c 7905 regs[i].dirty&=~(1<<hr);
7906 regs[i+1].wasdirty&=~(1<<hr);
9de8a0c3 7907 if(branch_regs[i].regmap[hr]!=dops[i].rs1 && branch_regs[i].regmap[hr]!=dops[i].rs2 &&
7908 branch_regs[i].regmap[hr]!=dops[i].rt1 && branch_regs[i].regmap[hr]!=dops[i].rt2 &&
7909 branch_regs[i].regmap[hr]!=dops[i+1].rt1 && branch_regs[i].regmap[hr]!=dops[i+1].rt2 &&
cf95b4f0 7910 branch_regs[i].regmap[hr]!=dops[i+1].rs1 && branch_regs[i].regmap[hr]!=dops[i+1].rs2 &&
9de8a0c3 7911 branch_regs[i].regmap[hr]!=temp && branch_regs[i].regmap[hr]!=PTEMP &&
57871462 7912 branch_regs[i].regmap[hr]!=RHASH && branch_regs[i].regmap[hr]!=RHTBL &&
7913 branch_regs[i].regmap[hr]!=RTEMP && branch_regs[i].regmap[hr]!=CCREG &&
37387d8b 7914 branch_regs[i].regmap[hr]!=map1 && branch_regs[i].regmap[hr]!=map2)
57871462 7915 {
7916 branch_regs[i].regmap[hr]=-1;
7917 branch_regs[i].regmap_entry[hr]=-1;
fe807a8a 7918 if (!dops[i].is_ujump)
57871462 7919 {
fe807a8a 7920 if (i < slen-2) {
57871462 7921 regmap_pre[i+2][hr]=-1;
79c75f1b 7922 regs[i+2].wasconst&=~(1<<hr);
57871462 7923 }
7924 }
7925 }
7926 }
7927 }
7928 else
7929 {
7930 // Non-branch
7931 if(i>0)
7932 {
37387d8b 7933 int map1 = -1, map2 = -1, temp=-1;
7934 if (dops[i].is_load || dops[i].is_store)
7935 map1 = ROREG;
7936 if (dops[i].is_store)
7937 map2 = INVCP;
7938 if (dops[i].itype==LOADLR || dops[i].itype==STORELR || dops[i].itype==C2LS)
7939 temp = FTEMP;
9de8a0c3 7940 if(regs[i].regmap[hr]!=dops[i].rt1 && regs[i].regmap[hr]!=dops[i].rt2 &&
cf95b4f0 7941 regs[i].regmap[hr]!=dops[i].rs1 && regs[i].regmap[hr]!=dops[i].rs2 &&
9de8a0c3 7942 regs[i].regmap[hr]!=temp && regs[i].regmap[hr]!=map1 && regs[i].regmap[hr]!=map2 &&
4b1c7cd1 7943 //(dops[i].itype!=SPAN||regs[i].regmap[hr]!=CCREG)
7944 regs[i].regmap[hr] != CCREG)
57871462 7945 {
cf95b4f0 7946 if(i<slen-1&&!dops[i].is_ds) {
ad49de89 7947 assert(regs[i].regmap[hr]<64);
afec9d44 7948 if(regmap_pre[i+1][hr]!=-1 || regs[i].regmap[hr]>0)
57871462 7949 if(regmap_pre[i+1][hr]!=regs[i].regmap[hr])
57871462 7950 {
c43b5311 7951 SysPrintf("fail: %x (%d %d!=%d)\n",start+i*4,hr,regmap_pre[i+1][hr],regs[i].regmap[hr]);
57871462 7952 assert(regmap_pre[i+1][hr]==regs[i].regmap[hr]);
7953 }
7954 regmap_pre[i+1][hr]=-1;
7955 if(regs[i+1].regmap_entry[hr]==CCREG) regs[i+1].regmap_entry[hr]=-1;
79c75f1b 7956 regs[i+1].wasconst&=~(1<<hr);
57871462 7957 }
7958 regs[i].regmap[hr]=-1;
7959 regs[i].isconst&=~(1<<hr);
a550c61c 7960 regs[i].dirty&=~(1<<hr);
7961 regs[i+1].wasdirty&=~(1<<hr);
57871462 7962 }
7963 }
7964 }
3968e69e 7965 } // if needed
7966 } // for hr
57871462 7967 }
4149788d 7968}
9f51b4b9 7969
4149788d 7970// If a register is allocated during a loop, try to allocate it for the
7971// entire loop, if possible. This avoids loading/storing registers
7972// inside of the loop.
7973static noinline void pass5a_preallocate1(void)
7974{
7975 int i, j, hr;
57871462 7976 signed char f_regmap[HOST_REGS];
7977 clear_all_regs(f_regmap);
7978 for(i=0;i<slen-1;i++)
7979 {
cf95b4f0 7980 if(dops[i].itype==UJUMP||dops[i].itype==CJUMP||dops[i].itype==SJUMP)
57871462 7981 {
277718fa 7982 if(cinfo[i].ba>=start && cinfo[i].ba<(start+i*4))
cf95b4f0 7983 if(dops[i+1].itype==NOP||dops[i+1].itype==MOV||dops[i+1].itype==ALU
7984 ||dops[i+1].itype==SHIFTIMM||dops[i+1].itype==IMM16||dops[i+1].itype==LOAD
a5cd72d0 7985 ||dops[i+1].itype==STORE||dops[i+1].itype==STORELR
7986 ||dops[i+1].itype==SHIFT
cf95b4f0 7987 ||dops[i+1].itype==COP2||dops[i+1].itype==C2LS||dops[i+1].itype==C2OP)
57871462 7988 {
277718fa 7989 int t=(cinfo[i].ba-start)>>2;
fe807a8a 7990 if(t > 0 && !dops[t-1].is_jump) // loop_preload can't handle jumps into delay slots
cf95b4f0 7991 if(t<2||(dops[t-2].itype!=UJUMP&&dops[t-2].itype!=RJUMP)||dops[t-2].rt1!=31) // call/ret assumes no registers allocated
57871462 7992 for(hr=0;hr<HOST_REGS;hr++)
7993 {
7c3a5182 7994 if(regs[i].regmap[hr]>=0) {
b372a952 7995 if(f_regmap[hr]!=regs[i].regmap[hr]) {
7996 // dealloc old register
7997 int n;
7998 for(n=0;n<HOST_REGS;n++)
7999 {
8000 if(f_regmap[n]==regs[i].regmap[hr]) {f_regmap[n]=-1;}
8001 }
8002 // and alloc new one
8003 f_regmap[hr]=regs[i].regmap[hr];
8004 }
8005 }
7c3a5182 8006 if(branch_regs[i].regmap[hr]>=0) {
b372a952 8007 if(f_regmap[hr]!=branch_regs[i].regmap[hr]) {
8008 // dealloc old register
8009 int n;
8010 for(n=0;n<HOST_REGS;n++)
8011 {
8012 if(f_regmap[n]==branch_regs[i].regmap[hr]) {f_regmap[n]=-1;}
8013 }
8014 // and alloc new one
8015 f_regmap[hr]=branch_regs[i].regmap[hr];
8016 }
8017 }
cf95b4f0 8018 if(dops[i].ooo) {
277718fa 8019 if(count_free_regs(regs[i].regmap)<=cinfo[i+1].min_free_regs)
e1190b87 8020 f_regmap[hr]=branch_regs[i].regmap[hr];
8021 }else{
277718fa 8022 if(count_free_regs(branch_regs[i].regmap)<=cinfo[i+1].min_free_regs)
57871462 8023 f_regmap[hr]=branch_regs[i].regmap[hr];
8024 }
8025 // Avoid dirty->clean transition
e1190b87 8026 #ifdef DESTRUCTIVE_WRITEBACK
57871462 8027 if(t>0) if(get_reg(regmap_pre[t],f_regmap[hr])>=0) if((regs[t].wasdirty>>get_reg(regmap_pre[t],f_regmap[hr]))&1) f_regmap[hr]=-1;
e1190b87 8028 #endif
8029 // This check is only strictly required in the DESTRUCTIVE_WRITEBACK
8030 // case above, however it's always a good idea. We can't hoist the
8031 // load if the register was already allocated, so there's no point
8032 // wasting time analyzing most of these cases. It only "succeeds"
8033 // when the mapping was different and the load can be replaced with
8034 // a mov, which is of negligible benefit. So such cases are
8035 // skipped below.
57871462 8036 if(f_regmap[hr]>0) {
198df76f 8037 if(regs[t].regmap[hr]==f_regmap[hr]||(regs[t].regmap_entry[hr]<0&&get_reg(regmap_pre[t],f_regmap[hr])<0)) {
57871462 8038 int r=f_regmap[hr];
8039 for(j=t;j<=i;j++)
8040 {
277718fa 8041 //printf("Test %x -> %x, %x %d/%d\n",start+i*4,cinfo[i].ba,start+j*4,hr,r);
57871462 8042 if(r<34&&((unneeded_reg[j]>>r)&1)) break;
00fa9369 8043 assert(r < 64);
9de8a0c3 8044 if(regs[j].regmap[hr]==f_regmap[hr]&&f_regmap[hr]<TEMPREG) {
277718fa 8045 //printf("Hit %x -> %x, %x %d/%d\n",start+i*4,cinfo[i].ba,start+j*4,hr,r);
57871462 8046 int k;
8047 if(regs[i].regmap[hr]==-1&&branch_regs[i].regmap[hr]==-1) {
670c0f22 8048 if(get_reg(regs[i].regmap,f_regmap[hr])>=0) break;
57871462 8049 if(get_reg(regs[i+2].regmap,f_regmap[hr])>=0) break;
57871462 8050 k=i;
8051 while(k>1&&regs[k-1].regmap[hr]==-1) {
277718fa 8052 if(count_free_regs(regs[k-1].regmap)<=cinfo[k-1].min_free_regs) {
e1190b87 8053 //printf("no free regs for store %x\n",start+(k-1)*4);
8054 break;
57871462 8055 }
57871462 8056 if(get_reg(regs[k-1].regmap,f_regmap[hr])>=0) {
8057 //printf("no-match due to different register\n");
8058 break;
8059 }
fe807a8a 8060 if (dops[k-2].is_jump) {
57871462 8061 //printf("no-match due to branch\n");
8062 break;
8063 }
8064 // call/ret fast path assumes no registers allocated
cf95b4f0 8065 if(k>2&&(dops[k-3].itype==UJUMP||dops[k-3].itype==RJUMP)&&dops[k-3].rt1==31) {
57871462 8066 break;
8067 }
57871462 8068 k--;
8069 }
57871462 8070 if(regs[k-1].regmap[hr]==f_regmap[hr]&&regmap_pre[k][hr]==f_regmap[hr]) {
8071 //printf("Extend r%d, %x ->\n",hr,start+k*4);
8072 while(k<i) {
8073 regs[k].regmap_entry[hr]=f_regmap[hr];
8074 regs[k].regmap[hr]=f_regmap[hr];
8075 regmap_pre[k+1][hr]=f_regmap[hr];
8076 regs[k].wasdirty&=~(1<<hr);
8077 regs[k].dirty&=~(1<<hr);
8078 regs[k].wasdirty|=(1<<hr)&regs[k-1].dirty;
8079 regs[k].dirty|=(1<<hr)&regs[k].wasdirty;
8080 regs[k].wasconst&=~(1<<hr);
8081 regs[k].isconst&=~(1<<hr);
8082 k++;
8083 }
8084 }
8085 else {
8086 //printf("Fail Extend r%d, %x ->\n",hr,start+k*4);
8087 break;
8088 }
8089 assert(regs[i-1].regmap[hr]==f_regmap[hr]);
8090 if(regs[i-1].regmap[hr]==f_regmap[hr]&&regmap_pre[i][hr]==f_regmap[hr]) {
8091 //printf("OK fill %x (r%d)\n",start+i*4,hr);
8092 regs[i].regmap_entry[hr]=f_regmap[hr];
8093 regs[i].regmap[hr]=f_regmap[hr];
8094 regs[i].wasdirty&=~(1<<hr);
8095 regs[i].dirty&=~(1<<hr);
8096 regs[i].wasdirty|=(1<<hr)&regs[i-1].dirty;
8097 regs[i].dirty|=(1<<hr)&regs[i-1].dirty;
8098 regs[i].wasconst&=~(1<<hr);
8099 regs[i].isconst&=~(1<<hr);
8100 branch_regs[i].regmap_entry[hr]=f_regmap[hr];
8101 branch_regs[i].wasdirty&=~(1<<hr);
8102 branch_regs[i].wasdirty|=(1<<hr)&regs[i].dirty;
8103 branch_regs[i].regmap[hr]=f_regmap[hr];
8104 branch_regs[i].dirty&=~(1<<hr);
8105 branch_regs[i].dirty|=(1<<hr)&regs[i].dirty;
8106 branch_regs[i].wasconst&=~(1<<hr);
8107 branch_regs[i].isconst&=~(1<<hr);
fe807a8a 8108 if (!dops[i].is_ujump) {
57871462 8109 regmap_pre[i+2][hr]=f_regmap[hr];
8110 regs[i+2].wasdirty&=~(1<<hr);
8111 regs[i+2].wasdirty|=(1<<hr)&regs[i].dirty;
57871462 8112 }
8113 }
8114 }
8115 for(k=t;k<j;k++) {
e1190b87 8116 // Alloc register clean at beginning of loop,
8117 // but may dirty it in pass 6
57871462 8118 regs[k].regmap_entry[hr]=f_regmap[hr];
8119 regs[k].regmap[hr]=f_regmap[hr];
57871462 8120 regs[k].dirty&=~(1<<hr);
8121 regs[k].wasconst&=~(1<<hr);
8122 regs[k].isconst&=~(1<<hr);
fe807a8a 8123 if (dops[k].is_jump) {
e1190b87 8124 branch_regs[k].regmap_entry[hr]=f_regmap[hr];
8125 branch_regs[k].regmap[hr]=f_regmap[hr];
8126 branch_regs[k].dirty&=~(1<<hr);
8127 branch_regs[k].wasconst&=~(1<<hr);
8128 branch_regs[k].isconst&=~(1<<hr);
fe807a8a 8129 if (!dops[k].is_ujump) {
e1190b87 8130 regmap_pre[k+2][hr]=f_regmap[hr];
8131 regs[k+2].wasdirty&=~(1<<hr);
e1190b87 8132 }
8133 }
8134 else
8135 {
8136 regmap_pre[k+1][hr]=f_regmap[hr];
8137 regs[k+1].wasdirty&=~(1<<hr);
8138 }
57871462 8139 }
8140 if(regs[j].regmap[hr]==f_regmap[hr])
8141 regs[j].regmap_entry[hr]=f_regmap[hr];
8142 break;
8143 }
8144 if(j==i) break;
8145 if(regs[j].regmap[hr]>=0)
8146 break;
8147 if(get_reg(regs[j].regmap,f_regmap[hr])>=0) {
8148 //printf("no-match due to different register\n");
8149 break;
8150 }
fe807a8a 8151 if (dops[j].is_ujump)
e1190b87 8152 {
8153 // Stop on unconditional branch
8154 break;
8155 }
cf95b4f0 8156 if(dops[j].itype==CJUMP||dops[j].itype==SJUMP)
e1190b87 8157 {
cf95b4f0 8158 if(dops[j].ooo) {
277718fa 8159 if(count_free_regs(regs[j].regmap)<=cinfo[j+1].min_free_regs)
e1190b87 8160 break;
8161 }else{
277718fa 8162 if(count_free_regs(branch_regs[j].regmap)<=cinfo[j+1].min_free_regs)
e1190b87 8163 break;
8164 }
8165 if(get_reg(branch_regs[j].regmap,f_regmap[hr])>=0) {
8166 //printf("no-match due to different register (branch)\n");
57871462 8167 break;
8168 }
8169 }
277718fa 8170 if(count_free_regs(regs[j].regmap)<=cinfo[j].min_free_regs) {
e1190b87 8171 //printf("No free regs for store %x\n",start+j*4);
8172 break;
8173 }
ad49de89 8174 assert(f_regmap[hr]<64);
57871462 8175 }
8176 }
8177 }
8178 }
8179 }
8180 }else{
198df76f 8181 // Non branch or undetermined branch target
57871462 8182 for(hr=0;hr<HOST_REGS;hr++)
8183 {
8184 if(hr!=EXCLUDE_REG) {
7c3a5182 8185 if(regs[i].regmap[hr]>=0) {
b372a952 8186 if(f_regmap[hr]!=regs[i].regmap[hr]) {
8187 // dealloc old register
8188 int n;
8189 for(n=0;n<HOST_REGS;n++)
8190 {
8191 if(f_regmap[n]==regs[i].regmap[hr]) {f_regmap[n]=-1;}
8192 }
4149788d 8193 // and alloc new one
8194 f_regmap[hr]=regs[i].regmap[hr];
8195 }
8196 }
8197 }
8198 }
8199 // Try to restore cycle count at branch targets
8200 if(dops[i].bt) {
8201 for(j=i;j<slen-1;j++) {
8202 if(regs[j].regmap[HOST_CCREG]!=-1) break;
277718fa 8203 if(count_free_regs(regs[j].regmap)<=cinfo[j].min_free_regs) {
4149788d 8204 //printf("no free regs for store %x\n",start+j*4);
8205 break;
8206 }
8207 }
8208 if(regs[j].regmap[HOST_CCREG]==CCREG) {
8209 int k=i;
8210 //printf("Extend CC, %x -> %x\n",start+k*4,start+j*4);
8211 while(k<j) {
8212 regs[k].regmap_entry[HOST_CCREG]=CCREG;
8213 regs[k].regmap[HOST_CCREG]=CCREG;
8214 regmap_pre[k+1][HOST_CCREG]=CCREG;
8215 regs[k+1].wasdirty|=1<<HOST_CCREG;
8216 regs[k].dirty|=1<<HOST_CCREG;
8217 regs[k].wasconst&=~(1<<HOST_CCREG);
8218 regs[k].isconst&=~(1<<HOST_CCREG);
8219 k++;
8220 }
8221 regs[j].regmap_entry[HOST_CCREG]=CCREG;
8222 }
8223 // Work backwards from the branch target
8224 if(j>i&&f_regmap[HOST_CCREG]==CCREG)
8225 {
8226 //printf("Extend backwards\n");
8227 int k;
8228 k=i;
8229 while(regs[k-1].regmap[HOST_CCREG]==-1) {
277718fa 8230 if(count_free_regs(regs[k-1].regmap)<=cinfo[k-1].min_free_regs) {
4149788d 8231 //printf("no free regs for store %x\n",start+(k-1)*4);
8232 break;
8233 }
8234 k--;
8235 }
8236 if(regs[k-1].regmap[HOST_CCREG]==CCREG) {
8237 //printf("Extend CC, %x ->\n",start+k*4);
8238 while(k<=i) {
8239 regs[k].regmap_entry[HOST_CCREG]=CCREG;
8240 regs[k].regmap[HOST_CCREG]=CCREG;
8241 regmap_pre[k+1][HOST_CCREG]=CCREG;
8242 regs[k+1].wasdirty|=1<<HOST_CCREG;
8243 regs[k].dirty|=1<<HOST_CCREG;
8244 regs[k].wasconst&=~(1<<HOST_CCREG);
8245 regs[k].isconst&=~(1<<HOST_CCREG);
8246 k++;
8247 }
8248 }
8249 else {
8250 //printf("Fail Extend CC, %x ->\n",start+k*4);
8251 }
8252 }
8253 }
a5cd72d0 8254 if(dops[i].itype!=STORE&&dops[i].itype!=STORELR&&dops[i].itype!=SHIFT&&
4149788d 8255 dops[i].itype!=NOP&&dops[i].itype!=MOV&&dops[i].itype!=ALU&&dops[i].itype!=SHIFTIMM&&
a5cd72d0 8256 dops[i].itype!=IMM16&&dops[i].itype!=LOAD)
4149788d 8257 {
8258 memcpy(f_regmap,regs[i].regmap,sizeof(f_regmap));
8259 }
8260 }
8261 }
8262}
8263
8264// This allocates registers (if possible) one instruction prior
8265// to use, which can avoid a load-use penalty on certain CPUs.
8266static noinline void pass5b_preallocate2(void)
8267{
8268 int i, hr;
8269 for(i=0;i<slen-1;i++)
8270 {
8271 if (!i || !dops[i-1].is_jump)
8272 {
8273 if(!dops[i+1].bt)
8274 {
277718fa 8275 int j, can_steal = 1;
8276 for (j = i; j < i + 2; j++) {
8277 int free_regs = 0;
8278 if (cinfo[j].min_free_regs == 0)
8279 continue;
8280 for (hr = 0; hr < HOST_REGS; hr++)
8281 if (hr != EXCLUDE_REG && regs[j].regmap[hr] < 0)
8282 free_regs++;
8283 if (free_regs <= cinfo[j].min_free_regs) {
8284 can_steal = 0;
8285 break;
8286 }
8287 }
8288 if (!can_steal)
8289 continue;
4149788d 8290 if(dops[i].itype==ALU||dops[i].itype==MOV||dops[i].itype==LOAD||dops[i].itype==SHIFTIMM||dops[i].itype==IMM16
a5cd72d0 8291 ||(dops[i].itype==COP2&&dops[i].opcode2<3))
4149788d 8292 {
8293 if(dops[i+1].rs1) {
8294 if((hr=get_reg(regs[i+1].regmap,dops[i+1].rs1))>=0)
8295 {
8296 if(regs[i].regmap[hr]<0&&regs[i+1].regmap_entry[hr]<0)
8297 {
8298 regs[i].regmap[hr]=regs[i+1].regmap[hr];
8299 regmap_pre[i+1][hr]=regs[i+1].regmap[hr];
8300 regs[i+1].regmap_entry[hr]=regs[i+1].regmap[hr];
8301 regs[i].isconst&=~(1<<hr);
8302 regs[i].isconst|=regs[i+1].isconst&(1<<hr);
8303 constmap[i][hr]=constmap[i+1][hr];
8304 regs[i+1].wasdirty&=~(1<<hr);
8305 regs[i].dirty&=~(1<<hr);
8306 }
8307 }
8308 }
8309 if(dops[i+1].rs2) {
8310 if((hr=get_reg(regs[i+1].regmap,dops[i+1].rs2))>=0)
8311 {
8312 if(regs[i].regmap[hr]<0&&regs[i+1].regmap_entry[hr]<0)
8313 {
8314 regs[i].regmap[hr]=regs[i+1].regmap[hr];
8315 regmap_pre[i+1][hr]=regs[i+1].regmap[hr];
8316 regs[i+1].regmap_entry[hr]=regs[i+1].regmap[hr];
8317 regs[i].isconst&=~(1<<hr);
8318 regs[i].isconst|=regs[i+1].isconst&(1<<hr);
8319 constmap[i][hr]=constmap[i+1][hr];
8320 regs[i+1].wasdirty&=~(1<<hr);
8321 regs[i].dirty&=~(1<<hr);
8322 }
8323 }
8324 }
8325 // Preload target address for load instruction (non-constant)
8326 if(dops[i+1].itype==LOAD&&dops[i+1].rs1&&get_reg(regs[i+1].regmap,dops[i+1].rs1)<0) {
a5cd72d0 8327 if((hr=get_reg_w(regs[i+1].regmap, dops[i+1].rt1))>=0)
4149788d 8328 {
8329 if(regs[i].regmap[hr]<0&&regs[i+1].regmap_entry[hr]<0)
8330 {
8331 regs[i].regmap[hr]=dops[i+1].rs1;
8332 regmap_pre[i+1][hr]=dops[i+1].rs1;
8333 regs[i+1].regmap_entry[hr]=dops[i+1].rs1;
8334 regs[i].isconst&=~(1<<hr);
8335 regs[i].isconst|=regs[i+1].isconst&(1<<hr);
8336 constmap[i][hr]=constmap[i+1][hr];
8337 regs[i+1].wasdirty&=~(1<<hr);
8338 regs[i].dirty&=~(1<<hr);
8339 }
8340 }
8341 }
8342 // Load source into target register
8343 if(dops[i+1].use_lt1&&get_reg(regs[i+1].regmap,dops[i+1].rs1)<0) {
a5cd72d0 8344 if((hr=get_reg_w(regs[i+1].regmap, dops[i+1].rt1))>=0)
4149788d 8345 {
8346 if(regs[i].regmap[hr]<0&&regs[i+1].regmap_entry[hr]<0)
8347 {
8348 regs[i].regmap[hr]=dops[i+1].rs1;
8349 regmap_pre[i+1][hr]=dops[i+1].rs1;
8350 regs[i+1].regmap_entry[hr]=dops[i+1].rs1;
8351 regs[i].isconst&=~(1<<hr);
8352 regs[i].isconst|=regs[i+1].isconst&(1<<hr);
8353 constmap[i][hr]=constmap[i+1][hr];
8354 regs[i+1].wasdirty&=~(1<<hr);
8355 regs[i].dirty&=~(1<<hr);
8356 }
8357 }
8358 }
8359 // Address for store instruction (non-constant)
277718fa 8360 if (dops[i+1].is_store) { // SB/SH/SW/SWC2
4149788d 8361 if(get_reg(regs[i+1].regmap,dops[i+1].rs1)<0) {
8362 hr=get_reg2(regs[i].regmap,regs[i+1].regmap,-1);
8363 if(hr<0) hr=get_reg_temp(regs[i+1].regmap);
8364 else {
8365 regs[i+1].regmap[hr]=AGEN1+((i+1)&1);
8366 regs[i+1].isconst&=~(1<<hr);
277718fa 8367 regs[i+1].dirty&=~(1<<hr);
8368 regs[i+2].wasdirty&=~(1<<hr);
4149788d 8369 }
8370 assert(hr>=0);
8371 if(regs[i].regmap[hr]<0&&regs[i+1].regmap_entry[hr]<0)
8372 {
8373 regs[i].regmap[hr]=dops[i+1].rs1;
8374 regmap_pre[i+1][hr]=dops[i+1].rs1;
8375 regs[i+1].regmap_entry[hr]=dops[i+1].rs1;
8376 regs[i].isconst&=~(1<<hr);
8377 regs[i].isconst|=regs[i+1].isconst&(1<<hr);
8378 constmap[i][hr]=constmap[i+1][hr];
8379 regs[i+1].wasdirty&=~(1<<hr);
8380 regs[i].dirty&=~(1<<hr);
8381 }
8382 }
8383 }
277718fa 8384 if (dops[i+1].itype == LOADLR || dops[i+1].opcode == 0x32) { // LWC2
4149788d 8385 if(get_reg(regs[i+1].regmap,dops[i+1].rs1)<0) {
8386 int nr;
8387 hr=get_reg(regs[i+1].regmap,FTEMP);
8388 assert(hr>=0);
8389 if(regs[i].regmap[hr]<0&&regs[i+1].regmap_entry[hr]<0)
8390 {
8391 regs[i].regmap[hr]=dops[i+1].rs1;
8392 regmap_pre[i+1][hr]=dops[i+1].rs1;
8393 regs[i+1].regmap_entry[hr]=dops[i+1].rs1;
8394 regs[i].isconst&=~(1<<hr);
8395 regs[i].isconst|=regs[i+1].isconst&(1<<hr);
8396 constmap[i][hr]=constmap[i+1][hr];
8397 regs[i+1].wasdirty&=~(1<<hr);
8398 regs[i].dirty&=~(1<<hr);
8399 }
8400 else if((nr=get_reg2(regs[i].regmap,regs[i+1].regmap,-1))>=0)
8401 {
8402 // move it to another register
8403 regs[i+1].regmap[hr]=-1;
8404 regmap_pre[i+2][hr]=-1;
8405 regs[i+1].regmap[nr]=FTEMP;
8406 regmap_pre[i+2][nr]=FTEMP;
8407 regs[i].regmap[nr]=dops[i+1].rs1;
8408 regmap_pre[i+1][nr]=dops[i+1].rs1;
8409 regs[i+1].regmap_entry[nr]=dops[i+1].rs1;
8410 regs[i].isconst&=~(1<<nr);
8411 regs[i+1].isconst&=~(1<<nr);
8412 regs[i].dirty&=~(1<<nr);
8413 regs[i+1].wasdirty&=~(1<<nr);
8414 regs[i+1].dirty&=~(1<<nr);
8415 regs[i+2].wasdirty&=~(1<<nr);
8416 }
8417 }
8418 }
a5cd72d0 8419 if(dops[i+1].itype==LOAD||dops[i+1].itype==LOADLR||dops[i+1].itype==STORE||dops[i+1].itype==STORELR/*||dops[i+1].itype==C2LS*/) {
4149788d 8420 hr = -1;
8421 if(dops[i+1].itype==LOAD)
a5cd72d0 8422 hr=get_reg_w(regs[i+1].regmap, dops[i+1].rt1);
277718fa 8423 if (dops[i+1].itype == LOADLR || dops[i+1].opcode == 0x32) // LWC2
4149788d 8424 hr=get_reg(regs[i+1].regmap,FTEMP);
277718fa 8425 if (dops[i+1].is_store) {
4149788d 8426 hr=get_reg(regs[i+1].regmap,AGEN1+((i+1)&1));
8427 if(hr<0) hr=get_reg_temp(regs[i+1].regmap);
8428 }
8429 if(hr>=0&&regs[i].regmap[hr]<0) {
8430 int rs=get_reg(regs[i+1].regmap,dops[i+1].rs1);
8431 if(rs>=0&&((regs[i+1].wasconst>>rs)&1)) {
8432 regs[i].regmap[hr]=AGEN1+((i+1)&1);
8433 regmap_pre[i+1][hr]=AGEN1+((i+1)&1);
8434 regs[i+1].regmap_entry[hr]=AGEN1+((i+1)&1);
8435 regs[i].isconst&=~(1<<hr);
8436 regs[i+1].wasdirty&=~(1<<hr);
8437 regs[i].dirty&=~(1<<hr);
8438 }
b372a952 8439 }
8440 }
57871462 8441 }
8442 }
4149788d 8443 }
8444 }
8445}
8446
8447// Write back dirty registers as soon as we will no longer modify them,
8448// so that we don't end up with lots of writes at the branches.
8449static noinline void pass6_clean_registers(int istart, int iend, int wr)
8450{
53358c1d 8451 static u_int wont_dirty[MAXBLOCK];
8452 static u_int will_dirty[MAXBLOCK];
4149788d 8453 int i;
8454 int r;
8455 u_int will_dirty_i,will_dirty_next,temp_will_dirty;
8456 u_int wont_dirty_i,wont_dirty_next,temp_wont_dirty;
8457 if(iend==slen-1) {
8458 will_dirty_i=will_dirty_next=0;
8459 wont_dirty_i=wont_dirty_next=0;
8460 }else{
8461 will_dirty_i=will_dirty_next=will_dirty[iend+1];
8462 wont_dirty_i=wont_dirty_next=wont_dirty[iend+1];
8463 }
8464 for (i=iend;i>=istart;i--)
8465 {
8466 signed char rregmap_i[RRMAP_SIZE];
8467 u_int hr_candirty = 0;
8468 assert(HOST_REGS < 32);
8469 make_rregs(regs[i].regmap, rregmap_i, &hr_candirty);
8470 __builtin_prefetch(regs[i-1].regmap);
8471 if(dops[i].is_jump)
8472 {
8473 signed char branch_rregmap_i[RRMAP_SIZE];
8474 u_int branch_hr_candirty = 0;
8475 make_rregs(branch_regs[i].regmap, branch_rregmap_i, &branch_hr_candirty);
277718fa 8476 if(cinfo[i].ba<start || cinfo[i].ba>=(start+slen*4))
4149788d 8477 {
8478 // Branch out of this block, flush all regs
8479 will_dirty_i = 0;
8480 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt1) & 31);
8481 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt2) & 31);
8482 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt1) & 31);
8483 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt2) & 31);
8484 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, CCREG) & 31);
8485 will_dirty_i &= branch_hr_candirty;
8486 if (dops[i].is_ujump)
8487 {
8488 // Unconditional branch
8489 wont_dirty_i = 0;
8490 // Merge in delay slot (will dirty)
8491 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8492 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8493 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt1) & 31);
8494 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt2) & 31);
8495 will_dirty_i |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8496 will_dirty_i &= hr_candirty;
57871462 8497 }
4149788d 8498 else
8499 {
8500 // Conditional branch
8501 wont_dirty_i = wont_dirty_next;
8502 // Merge in delay slot (will dirty)
8503 // (the original code had no explanation why these 2 are commented out)
8504 //will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8505 //will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8506 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt1) & 31);
8507 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt2) & 31);
8508 will_dirty_i |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8509 will_dirty_i &= hr_candirty;
8510 }
8511 // Merge in delay slot (wont dirty)
8512 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8513 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8514 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt1) & 31);
8515 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt2) & 31);
8516 wont_dirty_i |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8517 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt1) & 31);
8518 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt2) & 31);
8519 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt1) & 31);
8520 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt2) & 31);
8521 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, CCREG) & 31);
8522 wont_dirty_i &= ~(1u << 31);
8523 if(wr) {
8524 #ifndef DESTRUCTIVE_WRITEBACK
8525 branch_regs[i].dirty&=wont_dirty_i;
8526 #endif
8527 branch_regs[i].dirty|=will_dirty_i;
8528 }
8529 }
8530 else
8531 {
8532 // Internal branch
277718fa 8533 if(cinfo[i].ba<=start+i*4) {
4149788d 8534 // Backward branch
8535 if (dops[i].is_ujump)
8536 {
8537 // Unconditional branch
8538 temp_will_dirty=0;
8539 temp_wont_dirty=0;
8540 // Merge in delay slot (will dirty)
8541 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt1) & 31);
8542 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt2) & 31);
8543 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt1) & 31);
8544 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt2) & 31);
8545 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, CCREG) & 31);
8546 temp_will_dirty &= branch_hr_candirty;
8547 temp_will_dirty |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8548 temp_will_dirty |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8549 temp_will_dirty |= 1u << (get_rreg(rregmap_i, dops[i+1].rt1) & 31);
8550 temp_will_dirty |= 1u << (get_rreg(rregmap_i, dops[i+1].rt2) & 31);
8551 temp_will_dirty |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8552 temp_will_dirty &= hr_candirty;
8553 } else {
8554 // Conditional branch (not taken case)
8555 temp_will_dirty=will_dirty_next;
8556 temp_wont_dirty=wont_dirty_next;
8557 // Merge in delay slot (will dirty)
8558 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt1) & 31);
8559 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt2) & 31);
8560 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt1) & 31);
8561 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt2) & 31);
8562 temp_will_dirty |= 1u << (get_rreg(branch_rregmap_i, CCREG) & 31);
8563 temp_will_dirty &= branch_hr_candirty;
8564 //temp_will_dirty |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8565 //temp_will_dirty |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8566 temp_will_dirty |= 1u << (get_rreg(rregmap_i, dops[i+1].rt1) & 31);
8567 temp_will_dirty |= 1u << (get_rreg(rregmap_i, dops[i+1].rt2) & 31);
8568 temp_will_dirty |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8569 temp_will_dirty &= hr_candirty;
8570 }
8571 // Merge in delay slot (wont dirty)
8572 temp_wont_dirty |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8573 temp_wont_dirty |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8574 temp_wont_dirty |= 1u << (get_rreg(rregmap_i, dops[i+1].rt1) & 31);
8575 temp_wont_dirty |= 1u << (get_rreg(rregmap_i, dops[i+1].rt2) & 31);
8576 temp_wont_dirty |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8577 temp_wont_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt1) & 31);
8578 temp_wont_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt2) & 31);
8579 temp_wont_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt1) & 31);
8580 temp_wont_dirty |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt2) & 31);
8581 temp_wont_dirty |= 1u << (get_rreg(branch_rregmap_i, CCREG) & 31);
8582 temp_wont_dirty &= ~(1u << 31);
8583 // Deal with changed mappings
8584 if(i<iend) {
8585 for(r=0;r<HOST_REGS;r++) {
8586 if(r!=EXCLUDE_REG) {
8587 if(regs[i].regmap[r]!=regmap_pre[i][r]) {
8588 temp_will_dirty&=~(1<<r);
8589 temp_wont_dirty&=~(1<<r);
8590 if(regmap_pre[i][r]>0 && regmap_pre[i][r]<34) {
8591 temp_will_dirty|=((unneeded_reg[i]>>regmap_pre[i][r])&1)<<r;
8592 temp_wont_dirty|=((unneeded_reg[i]>>regmap_pre[i][r])&1)<<r;
8593 } else {
8594 temp_will_dirty|=1<<r;
8595 temp_wont_dirty|=1<<r;
8596 }
8597 }
8598 }
8599 }
8600 }
8601 if(wr) {
8602 will_dirty[i]=temp_will_dirty;
8603 wont_dirty[i]=temp_wont_dirty;
277718fa 8604 pass6_clean_registers((cinfo[i].ba-start)>>2,i-1,0);
4149788d 8605 }else{
8606 // Limit recursion. It can take an excessive amount
8607 // of time if there are a lot of nested loops.
277718fa 8608 will_dirty[(cinfo[i].ba-start)>>2]=0;
8609 wont_dirty[(cinfo[i].ba-start)>>2]=-1;
57871462 8610 }
57871462 8611 }
4149788d 8612 /*else*/ if(1)
57871462 8613 {
4149788d 8614 if (dops[i].is_ujump)
8615 {
8616 // Unconditional branch
8617 will_dirty_i=0;
8618 wont_dirty_i=0;
277718fa 8619 //if(cinfo[i].ba>start+i*4) { // Disable recursion (for debugging)
4149788d 8620 for(r=0;r<HOST_REGS;r++) {
8621 if(r!=EXCLUDE_REG) {
277718fa 8622 if(branch_regs[i].regmap[r]==regs[(cinfo[i].ba-start)>>2].regmap_entry[r]) {
8623 will_dirty_i|=will_dirty[(cinfo[i].ba-start)>>2]&(1<<r);
8624 wont_dirty_i|=wont_dirty[(cinfo[i].ba-start)>>2]&(1<<r);
4149788d 8625 }
8626 if(branch_regs[i].regmap[r]>=0) {
277718fa 8627 will_dirty_i|=((unneeded_reg[(cinfo[i].ba-start)>>2]>>branch_regs[i].regmap[r])&1)<<r;
8628 wont_dirty_i|=((unneeded_reg[(cinfo[i].ba-start)>>2]>>branch_regs[i].regmap[r])&1)<<r;
4149788d 8629 }
8630 }
57871462 8631 }
4149788d 8632 //}
8633 // Merge in delay slot
8634 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt1) & 31);
8635 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt2) & 31);
8636 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt1) & 31);
8637 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt2) & 31);
8638 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, CCREG) & 31);
8639 will_dirty_i &= branch_hr_candirty;
8640 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8641 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8642 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt1) & 31);
8643 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt2) & 31);
8644 will_dirty_i |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8645 will_dirty_i &= hr_candirty;
8646 } else {
8647 // Conditional branch
8648 will_dirty_i=will_dirty_next;
8649 wont_dirty_i=wont_dirty_next;
277718fa 8650 //if(cinfo[i].ba>start+i*4) // Disable recursion (for debugging)
4149788d 8651 for(r=0;r<HOST_REGS;r++) {
8652 if(r!=EXCLUDE_REG) {
8653 signed char target_reg=branch_regs[i].regmap[r];
277718fa 8654 if(target_reg==regs[(cinfo[i].ba-start)>>2].regmap_entry[r]) {
8655 will_dirty_i&=will_dirty[(cinfo[i].ba-start)>>2]&(1<<r);
8656 wont_dirty_i|=wont_dirty[(cinfo[i].ba-start)>>2]&(1<<r);
4149788d 8657 }
8658 else if(target_reg>=0) {
277718fa 8659 will_dirty_i&=((unneeded_reg[(cinfo[i].ba-start)>>2]>>target_reg)&1)<<r;
8660 wont_dirty_i|=((unneeded_reg[(cinfo[i].ba-start)>>2]>>target_reg)&1)<<r;
4149788d 8661 }
8662 }
57871462 8663 }
4149788d 8664 // Merge in delay slot
8665 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt1) & 31);
8666 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt2) & 31);
8667 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt1) & 31);
8668 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt2) & 31);
8669 will_dirty_i |= 1u << (get_rreg(branch_rregmap_i, CCREG) & 31);
8670 will_dirty_i &= branch_hr_candirty;
8671 //will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8672 //will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8673 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt1) & 31);
8674 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt2) & 31);
8675 will_dirty_i |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8676 will_dirty_i &= hr_candirty;
57871462 8677 }
4149788d 8678 // Merge in delay slot (won't dirty)
8679 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8680 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8681 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt1) & 31);
8682 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i+1].rt2) & 31);
8683 wont_dirty_i |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8684 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt1) & 31);
8685 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i].rt2) & 31);
8686 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt1) & 31);
8687 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, dops[i+1].rt2) & 31);
8688 wont_dirty_i |= 1u << (get_rreg(branch_rregmap_i, CCREG) & 31);
8689 wont_dirty_i &= ~(1u << 31);
8690 if(wr) {
8691 #ifndef DESTRUCTIVE_WRITEBACK
8692 branch_regs[i].dirty&=wont_dirty_i;
8693 #endif
8694 branch_regs[i].dirty|=will_dirty_i;
57871462 8695 }
8696 }
8697 }
57871462 8698 }
277718fa 8699 else if (dops[i].is_exception)
4149788d 8700 {
277718fa 8701 // SYSCALL instruction, etc
4149788d 8702 will_dirty_i=0;
8703 wont_dirty_i=0;
8704 }
8705 will_dirty_next=will_dirty_i;
8706 wont_dirty_next=wont_dirty_i;
8707 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8708 will_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8709 will_dirty_i |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8710 will_dirty_i &= hr_candirty;
8711 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt1) & 31);
8712 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i].rt2) & 31);
8713 wont_dirty_i |= 1u << (get_rreg(rregmap_i, CCREG) & 31);
8714 wont_dirty_i &= ~(1u << 31);
8715 if (i > istart && !dops[i].is_jump) {
8716 // Don't store a register immediately after writing it,
8717 // may prevent dual-issue.
8718 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i-1].rt1) & 31);
8719 wont_dirty_i |= 1u << (get_rreg(rregmap_i, dops[i-1].rt2) & 31);
8720 }
8721 // Save it
8722 will_dirty[i]=will_dirty_i;
8723 wont_dirty[i]=wont_dirty_i;
8724 // Mark registers that won't be dirtied as not dirty
8725 if(wr) {
8726 regs[i].dirty|=will_dirty_i;
8727 #ifndef DESTRUCTIVE_WRITEBACK
8728 regs[i].dirty&=wont_dirty_i;
8729 if(dops[i].is_jump)
57871462 8730 {
4149788d 8731 if (i < iend-1 && !dops[i].is_ujump) {
8732 for(r=0;r<HOST_REGS;r++) {
8733 if(r!=EXCLUDE_REG) {
8734 if(regs[i].regmap[r]==regmap_pre[i+2][r]) {
8735 regs[i+2].wasdirty&=wont_dirty_i|~(1<<r);
8736 }else {/*printf("i: %x (%d) mismatch(+2): %d\n",start+i*4,i,r);assert(!((wont_dirty_i>>r)&1));*/}
57871462 8737 }
8738 }
8739 }
4149788d 8740 }
8741 else
8742 {
8743 if(i<iend) {
8744 for(r=0;r<HOST_REGS;r++) {
8745 if(r!=EXCLUDE_REG) {
8746 if(regs[i].regmap[r]==regmap_pre[i+1][r]) {
8747 regs[i+1].wasdirty&=wont_dirty_i|~(1<<r);
8748 }else {/*printf("i: %x (%d) mismatch(+1): %d\n",start+i*4,i,r);assert(!((wont_dirty_i>>r)&1));*/}
57871462 8749 }
8750 }
8751 }
4149788d 8752 }
8753 #endif
8754 }
8755 // Deal with changed mappings
8756 temp_will_dirty=will_dirty_i;
8757 temp_wont_dirty=wont_dirty_i;
8758 for(r=0;r<HOST_REGS;r++) {
8759 if(r!=EXCLUDE_REG) {
8760 int nr;
8761 if(regs[i].regmap[r]==regmap_pre[i][r]) {
8762 if(wr) {
8763 #ifndef DESTRUCTIVE_WRITEBACK
8764 regs[i].wasdirty&=wont_dirty_i|~(1<<r);
8765 #endif
8766 regs[i].wasdirty|=will_dirty_i&(1<<r);
57871462 8767 }
4149788d 8768 }
8769 else if(regmap_pre[i][r]>=0&&(nr=get_rreg(rregmap_i,regmap_pre[i][r]))>=0) {
8770 // Register moved to a different register
8771 will_dirty_i&=~(1<<r);
8772 wont_dirty_i&=~(1<<r);
8773 will_dirty_i|=((temp_will_dirty>>nr)&1)<<r;
8774 wont_dirty_i|=((temp_wont_dirty>>nr)&1)<<r;
8775 if(wr) {
8776 #ifndef DESTRUCTIVE_WRITEBACK
8777 regs[i].wasdirty&=wont_dirty_i|~(1<<r);
8778 #endif
8779 regs[i].wasdirty|=will_dirty_i&(1<<r);
8780 }
8781 }
8782 else {
8783 will_dirty_i&=~(1<<r);
8784 wont_dirty_i&=~(1<<r);
8785 if(regmap_pre[i][r]>0 && regmap_pre[i][r]<34) {
8786 will_dirty_i|=((unneeded_reg[i]>>regmap_pre[i][r])&1)<<r;
8787 wont_dirty_i|=((unneeded_reg[i]>>regmap_pre[i][r])&1)<<r;
8788 } else {
8789 wont_dirty_i|=1<<r;
8790 /*printf("i: %x (%d) mismatch: %d\n",start+i*4,i,r);assert(!((will_dirty>>r)&1));*/
57871462 8791 }
8792 }
8793 }
8794 }
8795 }
4149788d 8796}
8797
8798static noinline void pass10_expire_blocks(void)
8799{
93c0345b 8800 u_int step = MAX_OUTPUT_BLOCK_SIZE / PAGE_COUNT / 2;
8801 // not sizeof(ndrc->translation_cache) due to vita hack
8802 u_int step_mask = ((1u << TARGET_SIZE_2) - 1u) & ~(step - 1u);
8803 u_int end = (out - ndrc->translation_cache + EXPIRITY_OFFSET) & step_mask;
8804 u_int base_shift = __builtin_ctz(MAX_OUTPUT_BLOCK_SIZE);
8805 int hit;
8806
8807 for (; expirep != end; expirep = ((expirep + step) & step_mask))
4149788d 8808 {
93c0345b 8809 u_int base_offs = expirep & ~(MAX_OUTPUT_BLOCK_SIZE - 1);
8810 u_int block_i = expirep / step & (PAGE_COUNT - 1);
8811 u_int phase = (expirep >> (base_shift - 1)) & 1u;
8812 if (!(expirep & (MAX_OUTPUT_BLOCK_SIZE / 2 - 1))) {
9b495f6e 8813 inv_debug("EXP: base_offs %x/%lx phase %u\n", base_offs,
8814 (long)(out - ndrc->translation_cache), phase);
93c0345b 8815 }
8816
8817 if (!phase) {
8818 hit = blocks_remove_matching_addrs(&blocks[block_i], base_offs, base_shift);
8819 if (hit) {
8820 do_clear_cache();
8821 #ifdef USE_MINI_HT
8822 memset(mini_ht, -1, sizeof(mini_ht));
8823 #endif
8824 }
4149788d 8825 }
93c0345b 8826 else
b7ad2f2c 8827 unlink_jumps_tc_range(jumps[block_i], base_offs, base_shift);
4149788d 8828 }
8829}
8830
104df9d3 8831static struct block_info *new_block_info(u_int start, u_int len,
8832 const void *source, const void *copy, u_char *beginning, u_short jump_in_count)
8833{
8834 struct block_info **b_pptr;
8835 struct block_info *block;
8836 u_int page = get_page(start);
8837
8838 block = malloc(sizeof(*block) + jump_in_count * sizeof(block->jump_in[0]));
8839 assert(block);
8840 assert(jump_in_count > 0);
8841 block->source = source;
8842 block->copy = copy;
8843 block->start = start;
8844 block->len = len;
8845 block->reg_sv_flags = 0;
8846 block->tc_offs = beginning - ndrc->translation_cache;
8847 //block->tc_len = out - beginning;
8848 block->is_dirty = 0;
3280e616 8849 block->inv_near_misses = 0;
104df9d3 8850 block->jump_in_cnt = jump_in_count;
8851
93c0345b 8852 // insert sorted by start mirror-unmasked vaddr
104df9d3 8853 for (b_pptr = &blocks[page]; ; b_pptr = &((*b_pptr)->next)) {
8854 if (*b_pptr == NULL || (*b_pptr)->start >= start) {
8855 block->next = *b_pptr;
8856 *b_pptr = block;
8857 break;
8858 }
8859 }
8860 stat_inc(stat_blocks);
8861 return block;
8862}
8863
8864static int new_recompile_block(u_int addr)
4149788d 8865{
8866 u_int pagelimit = 0;
8867 u_int state_rflags = 0;
8868 int i;
8869
8870 assem_debug("NOTCOMPILED: addr = %x -> %p\n", addr, out);
8871
a5cd72d0 8872 if (addr & 3) {
8873 if (addr != hack_addr) {
8874 SysPrintf("game crash @%08x, ra=%08x\n", addr, psxRegs.GPR.n.ra);
8875 hack_addr = addr;
8876 }
8877 return -1;
8878 }
8879
4149788d 8880 // this is just for speculation
8881 for (i = 1; i < 32; i++) {
8882 if ((psxRegs.GPR.r[i] & 0xffff0000) == 0x1f800000)
8883 state_rflags |= 1 << i;
8884 }
8885
a5cd72d0 8886 start = addr;
4149788d 8887 new_dynarec_did_compile=1;
8888 if (Config.HLE && start == 0x80001000) // hlecall
8889 {
8890 // XXX: is this enough? Maybe check hleSoftCall?
104df9d3 8891 void *beginning = start_block();
4149788d 8892
4149788d 8893 emit_movimm(start,0);
8894 emit_writeword(0,&pcaddr);
8895 emit_far_jump(new_dyna_leave);
8896 literal_pool(0);
8897 end_block(beginning);
104df9d3 8898 struct block_info *block = new_block_info(start, 4, NULL, NULL, beginning, 1);
8899 block->jump_in[0].vaddr = start;
8900 block->jump_in[0].addr = beginning;
4149788d 8901 return 0;
8902 }
8903 else if (f1_hack && hack_addr == 0) {
8904 void *beginning = start_block();
4149788d 8905 emit_movimm(start, 0);
8906 emit_writeword(0, &hack_addr);
8907 emit_readword(&psxRegs.GPR.n.sp, 0);
8908 emit_readptr(&mem_rtab, 1);
8909 emit_shrimm(0, 12, 2);
8910 emit_readptr_dualindexedx_ptrlen(1, 2, 1);
8911 emit_addimm(0, 0x18, 0);
8912 emit_adds_ptr(1, 1, 1);
8913 emit_ldr_dualindexed(1, 0, 0);
8914 emit_writeword(0, &psxRegs.GPR.r[26]); // lw k0, 0x18(sp)
104df9d3 8915 emit_far_call(ndrc_get_addr_ht);
4149788d 8916 emit_jmpreg(0); // jr k0
8917 literal_pool(0);
8918 end_block(beginning);
8919
104df9d3 8920 struct block_info *block = new_block_info(start, 4, NULL, NULL, beginning, 1);
8921 block->jump_in[0].vaddr = start;
8922 block->jump_in[0].addr = beginning;
4149788d 8923 SysPrintf("F1 hack to %08x\n", start);
8924 return 0;
8925 }
8926
d5aeda23 8927 cycle_multiplier_active = Config.cycle_multiplier_override && Config.cycle_multiplier == CYCLE_MULT_DEFAULT
8928 ? Config.cycle_multiplier_override : Config.cycle_multiplier;
4149788d 8929
8930 source = get_source_start(start, &pagelimit);
8931 if (source == NULL) {
8932 if (addr != hack_addr) {
8933 SysPrintf("Compile at bogus memory address: %08x\n", addr);
8934 hack_addr = addr;
8935 }
8936 //abort();
8937 return -1;
8938 }
8939
8940 /* Pass 1: disassemble */
8941 /* Pass 2: register dependencies, branch targets */
8942 /* Pass 3: register allocation */
8943 /* Pass 4: branch dependencies */
8944 /* Pass 5: pre-alloc */
8945 /* Pass 6: optimize clean/dirty state */
8946 /* Pass 7: flag 32-bit registers */
8947 /* Pass 8: assembly */
8948 /* Pass 9: linker */
8949 /* Pass 10: garbage collection / free memory */
8950
8951 /* Pass 1 disassembly */
8952
8953 pass1_disassemble(pagelimit);
8954
8955 int clear_hack_addr = apply_hacks();
8956
8957 /* Pass 2 - Register dependencies and branch targets */
8958
8959 pass2_unneeded_regs(0,slen-1,0);
8960
8961 /* Pass 3 - Register allocation */
8962
8963 pass3_register_alloc(addr);
8964
8965 /* Pass 4 - Cull unused host registers */
8966
8967 pass4_cull_unused_regs();
8968
8969 /* Pass 5 - Pre-allocate registers */
8970
8971 pass5a_preallocate1();
8972 pass5b_preallocate2();
9f51b4b9 8973
57871462 8974 /* Pass 6 - Optimize clean/dirty state */
4149788d 8975 pass6_clean_registers(0, slen-1, 1);
9f51b4b9 8976
33a1eda1 8977 /* Pass 7 */
04fd948a 8978 for (i=slen-1;i>=0;i--)
8979 {
cf95b4f0 8980 if(dops[i].itype==CJUMP||dops[i].itype==SJUMP)
04fd948a 8981 {
8982 // Conditional branch
8983 if((source[i]>>16)!=0x1000&&i<slen-2) {
8984 // Mark this address as a branch target since it may be called
8985 // upon return from interrupt
cf95b4f0 8986 dops[i+2].bt=1;
04fd948a 8987 }
8988 }
8989 }
57871462 8990
57871462 8991 /* Pass 8 - Assembly */
8992 linkcount=0;stubcount=0;
4149788d 8993 is_delayslot=0;
57871462 8994 u_int dirty_pre=0;
d148d265 8995 void *beginning=start_block();
df4dc2b1 8996 void *instr_addr0_override = NULL;
4bdc30ab 8997 int ds = 0;
9ad4d757 8998
9ad4d757 8999 if (start == 0x80030000) {
3968e69e 9000 // nasty hack for the fastbios thing
96186eba 9001 // override block entry to this code
df4dc2b1 9002 instr_addr0_override = out;
9ad4d757 9003 emit_movimm(start,0);
96186eba 9004 // abuse io address var as a flag that we
9005 // have already returned here once
643aeae3 9006 emit_readword(&address,1);
9007 emit_writeword(0,&pcaddr);
9008 emit_writeword(0,&address);
9ad4d757 9009 emit_cmp(0,1);
3968e69e 9010 #ifdef __aarch64__
9011 emit_jeq(out + 4*2);
2a014d73 9012 emit_far_jump(new_dyna_leave);
3968e69e 9013 #else
643aeae3 9014 emit_jne(new_dyna_leave);
3968e69e 9015 #endif
9ad4d757 9016 }
57871462 9017 for(i=0;i<slen;i++)
9018 {
9de8a0c3 9019 __builtin_prefetch(regs[i+1].regmap);
670c0f22 9020 check_regmap(regmap_pre[i]);
9021 check_regmap(regs[i].regmap_entry);
9022 check_regmap(regs[i].regmap);
57871462 9023 //if(ds) printf("ds: ");
4600ba03 9024 disassemble_inst(i);
57871462 9025 if(ds) {
9026 ds=0; // Skip delay slot
cf95b4f0 9027 if(dops[i].bt) assem_debug("OOPS - branch into delay slot\n");
df4dc2b1 9028 instr_addr[i] = NULL;
57871462 9029 } else {
ffb0b9e0 9030 speculate_register_values(i);
57871462 9031 #ifndef DESTRUCTIVE_WRITEBACK
fe807a8a 9032 if (i < 2 || !dops[i-2].is_ujump)
57871462 9033 {
ad49de89 9034 wb_valid(regmap_pre[i],regs[i].regmap_entry,dirty_pre,regs[i].wasdirty,unneeded_reg[i]);
57871462 9035 }
fe807a8a 9036 if((dops[i].itype==CJUMP||dops[i].itype==SJUMP)) {
f776eb14 9037 dirty_pre=branch_regs[i].dirty;
9038 }else{
f776eb14 9039 dirty_pre=regs[i].dirty;
9040 }
57871462 9041 #endif
9042 // write back
fe807a8a 9043 if (i < 2 || !dops[i-2].is_ujump)
57871462 9044 {
ad49de89 9045 wb_invalidate(regmap_pre[i],regs[i].regmap_entry,regs[i].wasdirty,unneeded_reg[i]);
57871462 9046 loop_preload(regmap_pre[i],regs[i].regmap_entry);
9047 }
9048 // branch target entry point
df4dc2b1 9049 instr_addr[i] = out;
57871462 9050 assem_debug("<->\n");
277718fa 9051 drc_dbg_emit_do_cmp(i, cinfo[i].ccadj);
7f94b097 9052 if (clear_hack_addr) {
9053 emit_movimm(0, 0);
9054 emit_writeword(0, &hack_addr);
9055 clear_hack_addr = 0;
9056 }
dd114d7d 9057
57871462 9058 // load regs
9059 if(regs[i].regmap_entry[HOST_CCREG]==CCREG&&regs[i].regmap[HOST_CCREG]!=CCREG)
ad49de89 9060 wb_register(CCREG,regs[i].regmap_entry,regs[i].wasdirty);
cf95b4f0 9061 load_regs(regs[i].regmap_entry,regs[i].regmap,dops[i].rs1,dops[i].rs2);
57871462 9062 address_generation(i,&regs[i],regs[i].regmap_entry);
ad49de89 9063 load_consts(regmap_pre[i],regs[i].regmap,i);
fe807a8a 9064 if(dops[i].is_jump)
57871462 9065 {
9066 // Load the delay slot registers if necessary
cf95b4f0 9067 if(dops[i+1].rs1!=dops[i].rs1&&dops[i+1].rs1!=dops[i].rs2&&(dops[i+1].rs1!=dops[i].rt1||dops[i].rt1==0))
9068 load_regs(regs[i].regmap_entry,regs[i].regmap,dops[i+1].rs1,dops[i+1].rs1);
9069 if(dops[i+1].rs2!=dops[i+1].rs1&&dops[i+1].rs2!=dops[i].rs1&&dops[i+1].rs2!=dops[i].rs2&&(dops[i+1].rs2!=dops[i].rt1||dops[i].rt1==0))
9070 load_regs(regs[i].regmap_entry,regs[i].regmap,dops[i+1].rs2,dops[i+1].rs2);
37387d8b 9071 if (ram_offset && (dops[i+1].is_load || dops[i+1].is_store))
53358c1d 9072 load_reg(regs[i].regmap_entry,regs[i].regmap,ROREG);
37387d8b 9073 if (dops[i+1].is_store)
53358c1d 9074 load_reg(regs[i].regmap_entry,regs[i].regmap,INVCP);
57871462 9075 }
9076 else if(i+1<slen)
9077 {
9078 // Preload registers for following instruction
cf95b4f0 9079 if(dops[i+1].rs1!=dops[i].rs1&&dops[i+1].rs1!=dops[i].rs2)
9080 if(dops[i+1].rs1!=dops[i].rt1&&dops[i+1].rs1!=dops[i].rt2)
9081 load_regs(regs[i].regmap_entry,regs[i].regmap,dops[i+1].rs1,dops[i+1].rs1);
9082 if(dops[i+1].rs2!=dops[i+1].rs1&&dops[i+1].rs2!=dops[i].rs1&&dops[i+1].rs2!=dops[i].rs2)
9083 if(dops[i+1].rs2!=dops[i].rt1&&dops[i+1].rs2!=dops[i].rt2)
9084 load_regs(regs[i].regmap_entry,regs[i].regmap,dops[i+1].rs2,dops[i+1].rs2);
57871462 9085 }
9086 // TODO: if(is_ooo(i)) address_generation(i+1);
9a3ccfeb 9087 if (!dops[i].is_jump || dops[i].itype == CJUMP)
53358c1d 9088 load_reg(regs[i].regmap_entry,regs[i].regmap,CCREG);
37387d8b 9089 if (ram_offset && (dops[i].is_load || dops[i].is_store))
53358c1d 9090 load_reg(regs[i].regmap_entry,regs[i].regmap,ROREG);
37387d8b 9091 if (dops[i].is_store)
53358c1d 9092 load_reg(regs[i].regmap_entry,regs[i].regmap,INVCP);
2330734f 9093
277718fa 9094 ds = assemble(i, &regs[i], cinfo[i].ccadj);
2330734f 9095
fe807a8a 9096 if (dops[i].is_ujump)
57871462 9097 literal_pool(1024);
9098 else
9099 literal_pool_jumpover(256);
9100 }
9101 }
3d680478 9102
9103 assert(slen > 0);
cf95b4f0 9104 if (slen > 0 && dops[slen-1].itype == INTCALL) {
3d680478 9105 // no ending needed for this block since INTCALL never returns
9106 }
57871462 9107 // If the block did not end with an unconditional branch,
9108 // add a jump to the next instruction.
3d680478 9109 else if (i > 1) {
4bdc30ab 9110 if (!dops[i-2].is_ujump) {
fe807a8a 9111 assert(!dops[i-1].is_jump);
57871462 9112 assert(i==slen);
cf95b4f0 9113 if(dops[i-2].itype!=CJUMP&&dops[i-2].itype!=SJUMP) {
ad49de89 9114 store_regs_bt(regs[i-1].regmap,regs[i-1].dirty,start+i*4);
57871462 9115 if(regs[i-1].regmap[HOST_CCREG]!=CCREG)
9116 emit_loadreg(CCREG,HOST_CCREG);
277718fa 9117 emit_addimm(HOST_CCREG, cinfo[i-1].ccadj + CLOCK_ADJUST(1), HOST_CCREG);
57871462 9118 }
fe807a8a 9119 else
57871462 9120 {
ad49de89 9121 store_regs_bt(branch_regs[i-2].regmap,branch_regs[i-2].dirty,start+i*4);
57871462 9122 assert(branch_regs[i-2].regmap[HOST_CCREG]==CCREG);
9123 }
643aeae3 9124 add_to_linker(out,start+i*4,0);
57871462 9125 emit_jmp(0);
9126 }
9127 }
9128 else
9129 {
9130 assert(i>0);
fe807a8a 9131 assert(!dops[i-1].is_jump);
ad49de89 9132 store_regs_bt(regs[i-1].regmap,regs[i-1].dirty,start+i*4);
57871462 9133 if(regs[i-1].regmap[HOST_CCREG]!=CCREG)
9134 emit_loadreg(CCREG,HOST_CCREG);
277718fa 9135 emit_addimm(HOST_CCREG, cinfo[i-1].ccadj + CLOCK_ADJUST(1), HOST_CCREG);
643aeae3 9136 add_to_linker(out,start+i*4,0);
57871462 9137 emit_jmp(0);
9138 }
9139
57871462 9140 // Stubs
a5cd72d0 9141 for(i = 0; i < stubcount; i++)
57871462 9142 {
b14b6a8f 9143 switch(stubs[i].type)
57871462 9144 {
9145 case LOADB_STUB:
9146 case LOADH_STUB:
9147 case LOADW_STUB:
57871462 9148 case LOADBU_STUB:
9149 case LOADHU_STUB:
9150 do_readstub(i);break;
9151 case STOREB_STUB:
9152 case STOREH_STUB:
9153 case STOREW_STUB:
57871462 9154 do_writestub(i);break;
9155 case CC_STUB:
9156 do_ccstub(i);break;
9157 case INVCODE_STUB:
9158 do_invstub(i);break;
57871462 9159 case STORELR_STUB:
9160 do_unalignedwritestub(i);break;
a5cd72d0 9161 case OVERFLOW_STUB:
9162 do_overflowstub(i); break;
277718fa 9163 case ALIGNMENT_STUB:
9164 do_alignmentstub(i); break;
a5cd72d0 9165 default:
9166 assert(0);
57871462 9167 }
9168 }
9169
9ad4d757 9170 if (instr_addr0_override)
9171 instr_addr[0] = instr_addr0_override;
9172
93c0345b 9173#if 0
9174 /* check for improper expiration */
9175 for (i = 0; i < ARRAY_SIZE(jumps); i++) {
9176 int j;
9177 if (!jumps[i])
9178 continue;
9179 for (j = 0; j < jumps[i]->count; j++)
9180 assert(jumps[i]->e[j].stub < beginning || (u_char *)jumps[i]->e[j].stub > out);
9181 }
9182#endif
9183
57871462 9184 /* Pass 9 - Linker */
9185 for(i=0;i<linkcount;i++)
9186 {
643aeae3 9187 assem_debug("%p -> %8x\n",link_addr[i].addr,link_addr[i].target);
57871462 9188 literal_pool(64);
104df9d3 9189 if (!link_addr[i].internal)
57871462 9190 {
643aeae3 9191 void *stub = out;
9192 void *addr = check_addr(link_addr[i].target);
9193 emit_extjump(link_addr[i].addr, link_addr[i].target);
9194 if (addr) {
9195 set_jump_target(link_addr[i].addr, addr);
104df9d3 9196 ndrc_add_jump_out(link_addr[i].target,stub);
57871462 9197 }
643aeae3 9198 else
9199 set_jump_target(link_addr[i].addr, stub);
57871462 9200 }
9201 else
9202 {
9203 // Internal branch
643aeae3 9204 int target=(link_addr[i].target-start)>>2;
57871462 9205 assert(target>=0&&target<slen);
9206 assert(instr_addr[target]);
9207 //#ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
643aeae3 9208 //set_jump_target_fillslot(link_addr[i].addr,instr_addr[target],link_addr[i].ext>>1);
57871462 9209 //#else
643aeae3 9210 set_jump_target(link_addr[i].addr, instr_addr[target]);
57871462 9211 //#endif
9212 }
9213 }
3d680478 9214
9215 u_int source_len = slen*4;
cf95b4f0 9216 if (dops[slen-1].itype == INTCALL && source_len > 4)
3d680478 9217 // no need to treat the last instruction as compiled
9218 // as interpreter fully handles it
9219 source_len -= 4;
9220
9221 if ((u_char *)copy + source_len > (u_char *)shadow + sizeof(shadow))
9222 copy = shadow;
9223
57871462 9224 // External Branch Targets (jump_in)
104df9d3 9225 int jump_in_count = 1;
9226 assert(instr_addr[0]);
9227 for (i = 1; i < slen; i++)
9228 {
9229 if (dops[i].bt && instr_addr[i])
9230 jump_in_count++;
9231 }
9232
9233 struct block_info *block =
9234 new_block_info(start, slen * 4, source, copy, beginning, jump_in_count);
9235 block->reg_sv_flags = state_rflags;
9236
9237 int jump_in_i = 0;
9238 for (i = 0; i < slen; i++)
57871462 9239 {
104df9d3 9240 if ((i == 0 || dops[i].bt) && instr_addr[i])
57871462 9241 {
104df9d3 9242 assem_debug("%p (%d) <- %8x\n", instr_addr[i], i, start + i*4);
9243 u_int vaddr = start + i*4;
9244
9245 literal_pool(256);
9246 void *entry = out;
9247 load_regs_entry(i);
9248 if (entry == out)
9249 entry = instr_addr[i];
9250 else
9251 emit_jmp(instr_addr[i]);
9252
9253 block->jump_in[jump_in_i].vaddr = vaddr;
9254 block->jump_in[jump_in_i].addr = entry;
9255 jump_in_i++;
57871462 9256 }
9257 }
104df9d3 9258 assert(jump_in_i == jump_in_count);
9259 hash_table_add(block->jump_in[0].vaddr, block->jump_in[0].addr);
57871462 9260 // Write out the literal pool if necessary
9261 literal_pool(0);
9262 #ifdef CORTEX_A8_BRANCH_PREDICTION_HACK
9263 // Align code
9264 if(((u_int)out)&7) emit_addnop(13);
9265 #endif
01d26796 9266 assert(out - (u_char *)beginning < MAX_OUTPUT_BLOCK_SIZE);
643aeae3 9267 //printf("shadow buffer: %p-%p\n",copy,(u_char *)copy+slen*4);
3d680478 9268 memcpy(copy, source, source_len);
9269 copy += source_len;
9f51b4b9 9270
d148d265 9271 end_block(beginning);
9f51b4b9 9272
57871462 9273 // If we're within 256K of the end of the buffer,
9274 // start over from the beginning. (Is 256K enough?)
2a014d73 9275 if (out > ndrc->translation_cache + sizeof(ndrc->translation_cache) - MAX_OUTPUT_BLOCK_SIZE)
9276 out = ndrc->translation_cache;
9f51b4b9 9277
57871462 9278 // Trap writes to any of the pages we compiled
104df9d3 9279 mark_invalid_code(start, slen*4, 0);
9f51b4b9 9280
57871462 9281 /* Pass 10 - Free memory by expiring oldest blocks */
9f51b4b9 9282
4149788d 9283 pass10_expire_blocks();
9284
37387d8b 9285#ifdef ASSEM_PRINT
9286 fflush(stdout);
9287#endif
ece032e6 9288 stat_inc(stat_bc_direct);
57871462 9289 return 0;
9290}
b9b61529 9291
9292// vim:shiftwidth=2:expandtab
ARM optimized PCSX fork